UB Paderborn / Katalog / Suche / in CDI

1 – 25 von 26

Sortiert nach

Optimized Design of an LSSD Scan Cell

IEEE transactions on very large scale integration (VLSI) systems, 2017-02, Vol.25 (2), p.765-768

2017

Volltextzugriff (PDF)

A High-Level Modeling Framework for Estimating Hardware Metrics of CNN Accelerators

IEEE transactions on circuits and systems. I, Regular papers, 2021-11, Vol.68 (11), p.4783-4795

2021

Volltextzugriff (PDF)

Beware the Dynamic C-Element

IEEE transactions on very large scale integration (VLSI) systems, 2014-07, Vol.22 (7), p.1644-1647

2014

Volltextzugriff (PDF)

Voltage scaling on C-elements: A speed, power and energy efficiency analysis

2013 IEEE 31st International Conference on Computer Design (ICCD), 2013, p.329-334

2013

Volltextzugriff (PDF)

A New CMOS Topology for Low-Voltage Null Convention Logic Gates Design

2014 20th IEEE International Symposium on Asynchronous Circuits and Systems, 2014, p.93-100

2014

Volltextzugriff (PDF)

Chronos Link: A QDI Interconnect for Modern SoCs

2020 26th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), 2020, p.67-68

2020

Volltextzugriff (PDF)

Read your Circuit: Leveraging Word Embedding to Guide Logic Optimization

2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC), 2021, p.530-535

2021

Volltextzugriff (PDF)

A QDI Interconnect for 3D Systems Using Industry Standard EDA and Cell Libraries

2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), 2023, p.58-59

2023

Volltextzugriff (PDF)

LiChEn: Automated Electrical Characterization of Asynchronous Standard Cell Libraries

2013 Euromicro Conference on Digital System Design, 2013, p.933-940

2013

Volltextzugriff (PDF)

11.2 A 3D integrated Prototype System-on-Chip for Augmented Reality Applications Using Face-to-Face Wafer Bonded 7nm Logic at <2μm Pitch with up to 40% Energy Reduction at Iso-Area Footprint

2024 IEEE International Solid-State Circuits Conference (ISSCC), 2024, Vol.67, p.210-212

2024

Volltextzugriff (PDF)

Static Differential NCL Gates: Toward Low Power

IEEE transactions on circuits and systems. II, Express briefs, 2015-06, Vol.62 (6), p.563-567

2015

Volltextzugriff (PDF)

Blade -- A Timing Violation Resilient Asynchronous Template

2015 21st IEEE International Symposium on Asynchronous Circuits and Systems, 2015, p.21-28

2015

Volltextzugriff (PDF)

A standard cell characterization flow for non-standard voltage supplies

2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI), 2016, p.1-6

2016

Volltextzugriff (PDF)

Design of standard-cell libraries for asynchronous circuits with the ASCEnD flow

2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2013, p.217-218

2013

Volltextzugriff (PDF)

Design and analysis of the HF-RISC processor targeting voltage scaling applications

2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI), 2016, p.1-6

2016

Volltextzugriff (PDF)

Performance Optimization and Analysis of Blade Designs under Delay Variability

2015 21st IEEE International Symposium on Asynchronous Circuits and Systems, 2015, p.61-68

2015

Volltextzugriff (PDF)

Validating an Automated Asynchronous Synthesis Environment with a Challenging Design: RISC-V

2023 36th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI), 2023, p.1-6

2023

Volltextzugriff (PDF)

A Bundled-Data Asynchronous Circuit Synthesis Flow Using a Commercial EDA Framework

2015 Euromicro Conference on Digital System Design, 2015, p.79-86

2015

Volltextzugriff (PDF)

A standard cell characterization flow for non-standard voltage supplies

Proceedings of the 29th Symposium on Integrated Circuits and Systems Design: Chip on the Mountains, 2017, p.1-6

2017

Volltextzugriff (PDF)

BAT-Hermes: A transition-signaling bundled-data NoC router

2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS), 2015, p.1-4

2015

Volltextzugriff (PDF)

Design and analysis of the HF-RISC processor targeting voltage scaling applications

Proceedings of the 29th Symposium on Integrated Circuits and Systems Design: Chip on the Mountains, 2017, p.1-6

2017

Volltextzugriff (PDF)

Automated Synthesis of Cell Libraries for Asynchronous Circuits

2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI), 2014, p.1-7

2014

Volltextzugriff (PDF)

Hardening QDI circuits against transient faults using delay-insensitive maxterm synthesis

Proceedings of the 24th edition of the great lakes symposium on VLSI, 2014, p.3-8

2014

Volltextzugriff (PDF)

Action and coping plans related to the behavior of adherence to oral anti-diabetic medication

Medicina (Sao Paulo. 197?), 2021-07, Vol.54 (1), p.e172558

2021

Volltextzugriff (PDF)

Association between self-efficacy and sociodemographic and clinical variables in patients with Diabetes Mellitus

Medicina (Sao Paulo. 197?), 2018-11, Vol.51 (2), p.112-120

2018

Volltextzugriff (PDF)

1 – 25 von 26

Suche als RSS-Feed

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(7)
Mit Volltextzugriff
(20)

Publikationsform

Tagungsberichte
(19)
Artikel
(7)

Sprache

Erscheinungsjahr

n.n

Thema

Science & Technology
(16)
Technology
(16)
Engineering
(14)
Engineering, Electrical & Electronic
(14)
Computer Science
(12)
Computer Science, Hardware & Architecture
(7)
Libraries
(7)
Asynchronous Circuits
(6)
Transistors
(6)
Computer Science, Theory & Methods
(5)
Delays
(5)
Logic Gates
(5)
Clocks
(4)
Computer Architecture
(3)
Design Automation
(3)
Inverters
(3)
Latches
(3)
Nursing
(3)
Synchronization
(3)
Topology
(3)

15 weitere anzeigen...

Weniger anzeigen...

Kollektion

Zeitschrift / Serie

Menü

Weitere Dienste

Einstellungen

Optimized Design of an LSSD Scan Cell

A High-Level Modeling Framework for Estimating Hardware Metrics of CNN Accelerators

Beware the Dynamic C-Element

Voltage scaling on C-elements: A speed, power and energy efficiency analysis

A New CMOS Topology for Low-Voltage Null Convention Logic Gates Design

Chronos Link: A QDI Interconnect for Modern SoCs

Read your Circuit: Leveraging Word Embedding to Guide Logic Optimization

A QDI Interconnect for 3D Systems Using Industry Standard EDA and Cell Libraries

LiChEn: Automated Electrical Characterization of Asynchronous Standard Cell Libraries

11.2 A 3D integrated Prototype System-on-Chip for Augmented Reality Applications Using Face-to-Face Wafer Bonded 7nm Logic at <2μm Pitch with up to 40% Energy Reduction at Iso-Area Footprint

Static Differential NCL Gates: Toward Low Power

Blade -- A Timing Violation Resilient Asynchronous Template

A standard cell characterization flow for non-standard voltage supplies

Design of standard-cell libraries for asynchronous circuits with the ASCEnD flow

Design and analysis of the HF-RISC processor targeting voltage scaling applications

Performance Optimization and Analysis of Blade Designs under Delay Variability

Validating an Automated Asynchronous Synthesis Environment with a Challenging Design: RISC-V

A Bundled-Data Asynchronous Circuit Synthesis Flow Using a Commercial EDA Framework

A standard cell characterization flow for non-standard voltage supplies

BAT-Hermes: A transition-signaling bundled-data NoC router

Design and analysis of the HF-RISC processor targeting voltage scaling applications

Automated Synthesis of Cell Libraries for Asynchronous Circuits

Hardening QDI circuits against transient faults using delay-insensitive maxterm synthesis

Action and coping plans related to the behavior of adherence to oral anti-diabetic medication

Association between self-efficacy and sociodemographic and clinical variables in patients with Diabetes Mellitus

Suchergebnisse filtern