UB Paderborn / Katalog / Suche / in CDI

A 1-V Process-Insensitive Current-Scalable Two-Stage Opamp With Enhanced DC Gain and Settling Behavior in 65-nm Digital CMOS

IEEE journal of solid-state circuits, 2011-03, Vol.46 (3), p.660-668

2011

Volltextzugriff (PDF)

A Spurious-Free Switching Buck Converter Achieving Enhanced Light-Load Efficiency by Using a ΔΣ-Modulator Controller With a Scalable Sampling Frequency

IEEE journal of solid-state circuits, 2012, Vol.47 (4), p.841-851

2012

Volltextzugriff (PDF)

Design of MEMS vertical–horizontal chevron thermal actuators

Sensors and actuators. A. Physical., 2009-06, Vol.153 (1), p.127-130

2009

Volltextzugriff (PDF)

Design and Verification of a Switchable Opamp for Switched-Capacitor Integrators

IEEE transactions on circuits and systems. II, Express briefs, 2014-10, Vol.61 (10), p.738-742

2014

Volltextzugriff (PDF)

Area and Power Optimization of High-Order Gain Calibration in Digitally-Enhanced Pipelined ADCs

IEEE transactions on very large scale integration (VLSI) systems, 2010-04, Vol.18 (4), p.652-657

2010

Volltextzugriff (PDF)

Evaluation of Anisotropic Conductive Films Based on Vertical Fibers for Post-CMOS Wafer-Level Packaging

IEEE transactions on components, packaging, and manufacturing technology (2011), 2013-04, Vol.3 (4), p.581-591

2013

Volltextzugriff (PDF)

Guest Editorial-Selected Papers From the 2010 IEEE International Solid-State Circuits Conference (ISSCC)

IEEE transactions on biomedical circuits and systems, 2010-12, Vol.4 (6), p.337-339

2010

Volltextzugriff (PDF)

An analytical model for current, delay, and power analysis of submicron CMOS logic circuits

IEEE transactions on circuits and systems. 2, Analog and digital signal processing, 2000-10, Vol.47 (10), p.999-1007

2000

Volltextzugriff (PDF)

A Spurious-Free Switching Buck Converter Achieving Enhanced Light-Load Efficiency by Using a \Delta \Sigma-Modulator Controller With a Scalable Sampling Frequency

IEEE journal of solid-state circuits, 2012-04, Vol.47 (4), p.841-851

2012

Volltextzugriff (PDF)

A 1-V 13-mW Single-Path Frequency-Translating ΔΣ Modulator With 55-dB SNDR and 4-MHz Bandwidth at 225 MHz

IEEE journal of solid-state circuits, 2013, Vol.48 (2), p.473-486

2013

Volltextzugriff (PDF)

Polysilicon thermal microactuators for heat scavenging and power conversion

Journal of micro/nanolithography, MEMS, and MOEMS, 2009-04, Vol.8 (2), p.23020

Tecpoyotl-Torres, Margarita

2009

Volltextzugriff (PDF)

A Spurious-Free Switching Buck Converter Achieving Enhanced Light-Load Efficiency by Using a [Formula Omitted]-Modulator Controller With a Scalable Sampling Frequency

IEEE journal of solid-state circuits, 2012-04, Vol.47 (4), p.841

2012

Volltextzugriff (PDF)

A Spurious-Free Switching Buck Converter Achieving Enhanced Light-Load Efficiency by Using a Delta capital sigma -Modulator Controller With a Scalable Sampling Frequency

IEEE journal of solid-state circuits, 2012-04, Vol.47 (4), p.841-851

2012

Volltextzugriff (PDF)

A 1-V 13-mW Single-Path Frequency-Translating \Delta \Sigma Modulator With 55-dB SNDR and 4-MHz Bandwidth at 225 MHz

IEEE journal of solid-state circuits, 2013-02, Vol.48 (2), p.473-486

2013

Volltextzugriff (PDF)

A Reconfigurable and Power-Scalable 10-12 Bit 0.4-44 MS/s Pipelined ADC With 0.35-0.5 pJ/Step in 1.2 V 90 nm Digital CMOS

IEEE transactions on circuits and systems. I, Regular papers, 2013-01, Vol.60 (1), p.74-83

2013

Volltextzugriff (PDF)

Analysis of Clock-Jitter Effects in Continuous-Time \Delta \Sigma Modulators Using Discrete-Time Models

IEEE transactions on circuits and systems. I, Regular papers, 2009-06, Vol.56 (6), p.1134-1145

2009

Volltextzugriff (PDF)

Introduction to the special issue on ICECS 2009

Analog integrated circuits and signal processing, 2012-10, Vol.73 (1), p.99-100

2012

Volltextzugriff (PDF)

Design and modeling of high-resolution multibit log-domain $\Delta \Sigma$ modulators

Analog integrated circuits and signal processing, 2014-06, Vol.79 (3), p.569-582

2014

Volltextzugriff (PDF)

Design and modeling of high-resolution multibit log-domain $$\Delta \Sigma$$ Δ Σ modulators

Analog integrated circuits and signal processing, 2014-06, Vol.79 (3), p.569-582

2014

Volltextzugriff (PDF)

Design and modeling of high-resolution multibit log-domain ΔΣ modulators

Analog integrated circuits and signal processing, 2014, Vol.79 (3), p.569-582

2014

Volltextzugriff (PDF)

Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs

IEEE transactions on circuits and systems. 2, Analog and digital signal processing, 2006-09, Vol.53 (9), p.966-970

2006

Volltextzugriff (PDF)

Design Constraints for Image-Reject Frequency-Translating Delta capital sigma Modulators

IEEE transactions on circuits and systems. II, Express briefs, 2009-12, Vol.56 (12), p.896-900

2009

Volltextzugriff (PDF)

Design Constraints for Image-Reject Frequency-Translating \Delta\Sigma Modulators

IEEE transactions on circuits and systems. II, Express briefs, 2009-12, Vol.56 (12), p.896-900

2009

Volltextzugriff (PDF)

A current-mirror opamp with switchable transconductances for low-power switched-capacitor integrators

2013 IEEE International Symposium on Circuits and Systems (ISCAS), 2013, p.393-396

2013

Volltextzugriff (PDF)

On the settling of nondelaying cascaded switched-capacitor integrators

2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), 2013, p.621-624

2013

Volltextzugriff (PDF)

Menü

Weitere Dienste

Einstellungen

A 1-V Process-Insensitive Current-Scalable Two-Stage Opamp With Enhanced DC Gain and Settling Behavior in 65-nm Digital CMOS

A Spurious-Free Switching Buck Converter Achieving Enhanced Light-Load Efficiency by Using a ΔΣ-Modulator Controller With a Scalable Sampling Frequency

Design of MEMS vertical–horizontal chevron thermal actuators

Design and Verification of a Switchable Opamp for Switched-Capacitor Integrators

Area and Power Optimization of High-Order Gain Calibration in Digitally-Enhanced Pipelined ADCs

Evaluation of Anisotropic Conductive Films Based on Vertical Fibers for Post-CMOS Wafer-Level Packaging

Guest Editorial-Selected Papers From the 2010 IEEE International Solid-State Circuits Conference (ISSCC)

An analytical model for current, delay, and power analysis of submicron CMOS logic circuits

A Spurious-Free Switching Buck Converter Achieving Enhanced Light-Load Efficiency by Using a \Delta \Sigma-Modulator Controller With a Scalable Sampling Frequency

A 1-V 13-mW Single-Path Frequency-Translating ΔΣ Modulator With 55-dB SNDR and 4-MHz Bandwidth at 225 MHz

Polysilicon thermal microactuators for heat scavenging and power conversion

A Spurious-Free Switching Buck Converter Achieving Enhanced Light-Load Efficiency by Using a [Formula Omitted]-Modulator Controller With a Scalable Sampling Frequency

A Spurious-Free Switching Buck Converter Achieving Enhanced Light-Load Efficiency by Using a Delta capital sigma -Modulator Controller With a Scalable Sampling Frequency

A 1-V 13-mW Single-Path Frequency-Translating \Delta \Sigma Modulator With 55-dB SNDR and 4-MHz Bandwidth at 225 MHz

A Reconfigurable and Power-Scalable 10-12 Bit 0.4-44 MS/s Pipelined ADC With 0.35-0.5 pJ/Step in 1.2 V 90 nm Digital CMOS

Analysis of Clock-Jitter Effects in Continuous-Time \Delta \Sigma Modulators Using Discrete-Time Models

Introduction to the special issue on ICECS 2009

Design and modeling of high-resolution multibit log-domain $\Delta \Sigma$ modulators

Design and modeling of high-resolution multibit log-domain $$\Delta \Sigma$$ Δ Σ modulators

Design and modeling of high-resolution multibit log-domain ΔΣ modulators

Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs

Design Constraints for Image-Reject Frequency-Translating Delta capital sigma Modulators

Design Constraints for Image-Reject Frequency-Translating \Delta\Sigma Modulators

A current-mirror opamp with switchable transconductances for low-power switched-capacitor integrators

On the settling of nondelaying cascaded switched-capacitor integrators

Suchergebnisse filtern