UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

ᅟ

Neuroradiology, 2017-10, Vol.59 (10), p.943-946

Moret, Jacques

2017

Volltextzugriff (PDF)

ʿ⁠Abdullāh al-ʿ⁠Arwī’s ʾAwrāq: sīrat Idrīs al-dhihniyyah and the Aesthetics-Politics Dialectic

Journal of Arabic literature, 2023-05, Vol.54 (1-2), p.189-216

El Younssi, Anouar

2023

Volltextzugriff (PDF)

ʻ(Sports) Movies, Magic and Moreʼ: (Re)Telling the Story of College Basketball's Integration in the Disney Sports Movie Glory Road

International journal of the history of sport, 2020-10, Vol.37 (10), p.893-916

2020

Volltextzugriff (PDF)

The 0 ∕ 0 problem in the Fuzzy-Logical Model of Perception

The Journal of the Acoustical Society of America, 2006-10, Vol.120 (4), p.1795-1798

Schwartz, Jean-Luc

2006

Volltextzugriff (PDF)

0·03% tacrolimus ointment applied once or twice daily is more efficacious than 1% hydrocortisone acetate in children with moderate to severe atopic dermatitis: results of a randomized double-blind controlled trial

British journal of dermatology (1951), 2004-03, Vol.150 (3), p.554-562

2004

Volltextzugriff (PDF)

0.058 mm2 13 Gbit/s inductorless analogue equaliser with low-frequency equalisation compensating 15 dB channel loss

Electronics letters, 2018-01, Vol.54 (2), p.72-74

2018

Volltextzugriff (PDF)

A 0.09-pJ/b/dB 28-Gb/s Digital CDR With ISI-Resistant Phase Detector

IEEE transactions on circuits and systems. II, Express briefs, 2024-08, p.1-1

2024

Volltextzugriff (PDF)

A 0.1-0.3 V 40-123 fJ/bit/ch On-Chip Data Link With ISI-Suppressed Bootstrapped Repeaters

IEEE journal of solid-state circuits, 2012-05, Vol.47 (5), p.1242-1251

2012

Volltextzugriff (PDF)

0.1-7 On Notation and Nomenclature

Pure and Applied Mathematics, 1969, Vol.35, p.xvii-xxii

1969

Volltextzugriff (PDF)

An 0 (1)approximation algorithm for the 2-dimensional geometric freeze-tag problem

Information processing letters, 2015-06, Vol.115 (6-8), p.618

2015

Volltextzugriff (PDF)

0-1-Gesetze

Endliche Modelltheorie, 2024, p.27-33

Geschke, Stefan

2024

Volltextzugriff (PDF)

0/1 Knapsack Problem

Dynamic Programming Multi-Objective Combinatorial Optimization, p.201-210

Volltextzugriff (PDF)

0–1 Laws

Finite Model Theory, p.71-96

Volltextzugriff (PDF)

0-1 Laws

Finite Model Theory, p.71-93

Volltextzugriff (PDF)

0–1 Laws for Fragments of Existential Second-Order Logic: A Survey

Lecture notes in computer science, 2000, p.84-98

2000

Volltextzugriff (PDF)

(0,1)-Matrices

Permanents, 1984, Vol.Series Number 6, p.29-50

Minc, Henryk

1984

Volltextzugriff (PDF)

A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level Reference

IEEE journal of solid-state circuits, 2020-08, Vol.55 (8), p.2186-2195

2020

Volltextzugriff (PDF)

0/1 space hopping technique using backward training method with pre-compensation

2013 IEEE International Conference on Signal Processing, Communication and Computing (ICSPCC 2013), 2013, p.1-6

2013

Volltextzugriff (PDF)

0/1 space hopping transceiver technology for transmission security based on reverse training

2013 IEEE International Conference on Signal Processing, Communication and Computing (ICSPCC 2013), 2013, p.1-6

2013

Volltextzugriff (PDF)

0-100 with multiple Croatian talents? You bet

PR Newswire, 2024

2024

Volltextzugriff (PDF)

0-100 with multiple Croatian talents? You bet

PR newswire, 2024-02-19

2024

Volltextzugriff (PDF)

A 0.13-μm CMOS 5-Gb/s 10-m 28AWG cable transceiver with no-feedback-loop continuous-time post-equalizer

IEEE journal of solid-state circuits, 2003-05, Vol.38 (5), p.741-746

2003

Volltextzugriff (PDF)

A 0.13-[mu]m implementation of 5 Gb/s and 3-mW folded parallel architecture for AES algorithm

International journal of electronics, 2014-02, Vol.101 (2), p.182

2014

Volltextzugriff (PDF)

A 0.15-μm CMOS baseband LSI employing sleep mode with clock-offset compensation for M2M wireless sensor networks

IEEJ transactions on electrical and electronic engineering, 2015-09, Vol.10 (5), p.576-584

2015

Volltextzugriff (PDF)

A 0.15-μs/V Buck-Boost Symbol-Power-Tracking Supply Modulator With Dual Auxiliary Current Paths and EPP Scheme for 5G NR Power Amplifiers

IEEE transactions on circuits and systems. I, Regular papers, 2023-11, Vol.70 (11), p.4660-4670

2023

Volltextzugriff (PDF)

1 – 25 von 4.520.349

Menü

Weitere Dienste

Einstellungen

ᅟ

ʿ⁠Abdullāh al-ʿ⁠Arwī’s ʾAwrāq: sīrat Idrīs al-dhihniyyah and the Aesthetics-Politics Dialectic

ʻ(Sports) Movies, Magic and Moreʼ: (Re)Telling the Story of College Basketball's Integration in the Disney Sports Movie Glory Road

The 0 ∕ 0 problem in the Fuzzy-Logical Model of Perception

0·03% tacrolimus ointment applied once or twice daily is more efficacious than 1% hydrocortisone acetate in children with moderate to severe atopic dermatitis: results of a randomized double-blind controlled trial

0.058 mm2 13 Gbit/s inductorless analogue equaliser with low-frequency equalisation compensating 15 dB channel loss

A 0.09-pJ/b/dB 28-Gb/s Digital CDR With ISI-Resistant Phase Detector

A 0.1-0.3 V 40-123 fJ/bit/ch On-Chip Data Link With ISI-Suppressed Bootstrapped Repeaters

0.1-7 On Notation and Nomenclature

An 0 (1)approximation algorithm for the 2-dimensional geometric freeze-tag problem

0-1-Gesetze

0/1 Knapsack Problem

0–1 Laws

0-1 Laws

0–1 Laws for Fragments of Existential Second-Order Logic: A Survey

(0,1)-Matrices

A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level Reference

0/1 space hopping technique using backward training method with pre-compensation

0/1 space hopping transceiver technology for transmission security based on reverse training

0-100 with multiple Croatian talents? You bet

0-100 with multiple Croatian talents? You bet

A 0.13-μm CMOS 5-Gb/s 10-m 28AWG cable transceiver with no-feedback-loop continuous-time post-equalizer

A 0.13-[mu]m implementation of 5 Gb/s and 3-mW folded parallel architecture for AES algorithm

A 0.15-μm CMOS baseband LSI employing sleep mode with clock-offset compensation for M2M wireless sensor networks

A 0.15-μs/V Buck-Boost Symbol-Power-Tracking Supply Modulator With Dual Auxiliary Current Paths and EPP Scheme for 5G NR Power Amplifiers

Aktive Filter

Suchergebnisse filtern