UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

Jitter transfer analysis of tracked oversampling techniques for multigigabit clock and data recovery

IEEE transactions on circuits and systems. 2, Analog and digital signal processing, 2003-11, Vol.50 (11), p.775-783

2003

Volltextzugriff (PDF)

A 2.8Gb/s All-Digital CDR with a 10b Monotonic DCO

2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 2007, p.222-598

2007

Volltextzugriff (PDF)

A 4-400 MHz jitter-suppressed delay-locked loop with frequency division method

ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361), 1999, p.339-341

1999

Volltextzugriff (PDF)

A semi-digital delay locked loop for clock skew minimization

Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013), 1999, p.584-588

1999

Volltextzugriff (PDF)

A 622 Mb/s CMOS clock recovery PLL with time-interleaved phase detector array

1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC, 1996, p.198-199

1996

Volltextzugriff (PDF)

A 20-GHz phase-locked loop for 40Gb/s serializing transmitter in 0.13/spl mu/m CMOS

Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005, 2005, p.144-147

2005

Volltextzugriff (PDF)

A quad 3.125 Gbps transceiver cell with all-digital data recovery circuits

Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005, 2005, p.384-387

2005

Volltextzugriff (PDF)

An 1.4Gbps/ch LVDS Receiver with Jitter-Boundary-Based Digital De-skew Algorithm

2006 IEEE Asian Solid-State Circuits Conference, 2006, p.383-386

2006

Volltextzugriff (PDF)

A 5Gb/s 0.25/spl mu/m CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit

2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), 2002, Vol.2, p.206-474

2002

Volltextzugriff (PDF)

A 5 Gb/s 0.25 /spl mu/m CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit

2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), 2002, Vol.1, p.256-465 vol.1

2002

Volltextzugriff (PDF)

A low jitter dual loop DLL using multiple VCDLs with a duty cycle corrector

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103), 2000, p.50-51

2000

Volltextzugriff (PDF)

1 – 11 von 11

Menü

Weitere Dienste

Einstellungen

Jitter transfer analysis of tracked oversampling techniques for multigigabit clock and data recovery

A 2.8Gb/s All-Digital CDR with a 10b Monotonic DCO

A 4-400 MHz jitter-suppressed delay-locked loop with frequency division method

A semi-digital delay locked loop for clock skew minimization

A 622 Mb/s CMOS clock recovery PLL with time-interleaved phase detector array

A 20-GHz phase-locked loop for 40Gb/s serializing transmitter in 0.13/spl mu/m CMOS

A quad 3.125 Gbps transceiver cell with all-digital data recovery circuits

An 1.4Gbps/ch LVDS Receiver with Jitter-Boundary-Based Digital De-skew Algorithm

A 5Gb/s 0.25/spl mu/m CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit

A 5 Gb/s 0.25 /spl mu/m CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit

A low jitter dual loop DLL using multiple VCDLs with a duty cycle corrector

Aktive Filter

Suchergebnisse filtern