Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Ergebnis 16 von 280452
IEEE journal of solid-state circuits, 2005-06, Vol.40 (6), p.1212-1224
2005

Details

Autor(en) / Beteiligte
Titel
Device mismatch and tradeoffs in the design of analog circuits
Ist Teil von
  • IEEE journal of solid-state circuits, 2005-06, Vol.40 (6), p.1212-1224
Ort / Verlag
New York, NY: IEEE
Erscheinungsjahr
2005
Link zum Volltext
Quelle
IEEE Electronic Library (IEL)
Beschreibungen/Notizen
  • Random device mismatch plays an important role in the design of accurate analog circuits. Models for the matching of MOS and bipolar devices from open literature show that matching improves with increasing device area. As a result, accuracy requirements impose a minimal device area and this paper explores the impact of this constraint on the performance of general analog circuits. It results in a fixed bandwidth-accuracy-power tradeoff which is set by technology constants. This tradeoff is independent of bias point for bipolar circuits whereas for MOS circuits some bias point optimizations are possible. The performance limitations imposed by matching are compared to the limits imposed by thermal noise. For MOS circuits the power constraints due to matching are several orders of magnitude higher than for thermal noise. For the bipolar case the constraints due to noise and matching are of comparable order of magnitude. The impact of technology scaling on the conclusions of this work are briefly explored.

Weiterführende Literatur

Empfehlungen zum selben Thema automatisch vorgeschlagen von bX