Details

Autor(en) / Beteiligte

• Chiang, Te-Kuang

Titel

A New Threshold Voltage Model for Short-Channel Junctionless Inverted T-Shaped Gate FETs (JLITFET)

Ist Teil von

• IEEE transactions on nanotechnology, 2016-05, Vol.15 (3), p.442-447

Ort / Verlag

New York: IEEE

Erscheinungsjahr

2016

Quelle

IEEE Electronic Library (IEL)

Beschreibungen/Notizen

• On the basis of the quasi-three-dimensional scaling equation, equivalent number of gates, and minimum bottom-central potential, a novel threshold voltage model for the short-channel junctionless inverted T-shaped gate FETs (JLITFET) is presented. It is shown that the thin thickness of the inverted T-shaped silicon base (ITSB) is superior to the thick one in respect of suppressing SCEs and reducing the threshold voltage roll-off. With the same width of ITSB, the large height of fins is required to resist SCEs and reduce the threshold voltage degradation as the channel length is decreased. In comparison to both junctionless double-gate FET and junctionless FinFET, the JLITFET will suffer the least threshold voltage degradation among the three FETs due to its smallest scaling length. With its computational efficiency, the model can be easily used for the memory cell application for the JLITFET.