Autor(en)
Sturm-Rogon, Leonhard; Neumeier, Karl; Kutter, Christoph
Titel
Low-Noise Si-JFETs Enhanced by Split-Channel Concept
Teil von
  • IEEE transactions on electron devices, 2020-11, Vol.67 (11), p.4789-4793
Ort / Verlag
PISCATAWAY: IEEE
Links zum Volltext
Quelle
IEEE Electronic Library (IEL) Journals
Beschreibungen
We present the results of low-noise silicon junction field-effect transistors (JFET) with a split-channel concept. The device can be manufactured as a module in a standard CMOS process. The channel is split under the top gate of the JFET into a source-side main channel and a drain-side-extended drain channel. Devices with design gate length between 1.0 and 3.0 <inline-formula> <tex-math notation="LaTeX">\mu \text{m} </tex-math></inline-formula> and effective channel length between 0.1 and 2.2 <inline-formula> <tex-math notation="LaTeX">\mu \text{m} </tex-math></inline-formula> were fabricated. It is shown that transconductance and channel resistance are dominated by the overlap between the main channel and the top gate. Output resistance can be enhanced by increasing the overlap of the extended drain channel with the top gate. A cutoff frequency of up to 2.5 GHz, 60-mS/mm maximum transconductance, and an intrinsic gain of 2200 were achieved. For the main channel length below <inline-formula> <tex-math notation="LaTeX">{1}~\mu \text{m} </tex-math></inline-formula>, a strong roll-off behavior of the threshold voltage is observed. The flicker-corner frequency for 1/f noise is 500 Hz. Above 1 kHz, a value of 2.5-nV/<inline-formula> <tex-math notation="LaTeX">{\sqrt {\text {Hz}}} </tex-math></inline-formula> input-referred voltage noise density at 0.3-pF input capacitance was achieved. Also, a brief comparison to devices from other publications is presented.
Format
Sprache(n)
Englisch
Identifikator(en)
ISSN: 0018-9383
ISSN: 1557-9646
DOI: 10.1109/TED.2020.3026661

Weiterführende Literatur

Empfehlungen zum selben Thema automatisch vorgeschlagen von bX
Die Universität der Informationsgesellschaft