Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...

Details

Autor(en) / Beteiligte
Titel
Analysis, Design and Implementation of a Fully Integrated Analog Front-End for Microwave RFIDs at 5.8 GHz to Be Used With Compact MIMO Readers
Ist Teil von
  • IEEE journal of radio frequency identification (Online), 2020-12, Vol.4 (4), p.476-490
Ort / Verlag
Piscataway: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Erscheinungsjahr
2020
Link zum Volltext
Quelle
IEEE Xplore
Beschreibungen/Notizen
  • In this paper we present the system and circuit level analysis and feasibility study of applying microwave Radio Frequency Identification (RFID) systems with multiple-input multiple-output (MIMO) reader technology for tracking machining tools in multipath fading conditions of production environments. In the proposed system the MIMO reader interrogates single-antenna tags, and a high RFID frequency of 5.8 GHz is chosen to reduce the size of the reader’s antenna array. According to the requirements dictated by the performed system analysis at 5.8 GHz, a low power fully integrated analog front-end (AFE) is designed and fabricated in a standard 65-nm CMOS technology for low power passive transponders. Performance of the Differential Drive Rectifier (DDR) topology as the core of the energy harvesting unit is investigated in detail. A multi-stage DDR power scavenging unit is dimensioned to provide a 1.2 V rectified voltage for 20–30 [Formula Omitted] load range, with a high power conversion efficiency (PCE) for high frequency and low input power level signals. The rectified voltage is then converted to a 1 V regulated voltage for the AFE and the baseband processor with 30 to [Formula Omitted] of estimated power consumption. Transistors with standard threshold voltage ([Formula Omitted]) have been used for implementation. Measurements of the fabricated multi-stage configuration of the circuit show a maximum PCE of 68.8% at −12.46 dBm, and an input quality factor (Q-factor) of approximately 10. Amplitude-shift keying (ASK) demodulator and backscattering modulator with 80% modulation index, operating according to EPC-C1G2 protocol are applied for data transfer. The AFE consumes less than [Formula Omitted] in the reading mode. The AFE tag chip is [Formula Omitted] mm2.

Weiterführende Literatur

Empfehlungen zum selben Thema automatisch vorgeschlagen von bX