Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Analysis and minimization of substrate spurs in fractional-N frequency synthesizers
Ist Teil von
Analog integrated circuits and signal processing, 2013-03, Vol.74 (3), p.545-556
Ort / Verlag
Boston: Springer US
Erscheinungsjahr
2013
Link zum Volltext
Quelle
SpringerLink Journals
Beschreibungen/Notizen
This paper analyses substrate-related spurious tones in fractional-N phase-locked loops with integrated VCOs. Spur positions are calculated and experimentally verified as a function of the divider ratios of prescaler and programmable divider. For an integrated wideband PLL in SiGe BiCMOS technology the spur power levels are measured and compared with theoretical expectations. The power in these spurs is minimized by layout techniques shielding the reference input buffer. Spur minimization by using a variable reference frequency is experimentally demonstrated. Based on this observation, a programmable integer-
N
PLL for driving the fractional-N synthesizer is suggested to reduce the worst-case spur level significantly.