UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

Suppression of flicker noise upconversion in a 65nm CMOS VCO in the 3.0-to-3.6GHz band

2010 IEEE International Solid-State Circuits Conference - (ISSCC), 2010, p.50-51

2010

Volltextzugriff (PDF)

Noise Analysis and Minimization in Bang-Bang Digital PLLs

IEEE transactions on circuits and systems. II, Express briefs, 2009-11, Vol.56 (11), p.835-839

2009

Volltextzugriff (PDF)

Time-to-Digital Converter for Frequency Synthesis Based on a Digital Bang-Bang DLL

IEEE transactions on circuits and systems. I, Regular papers, 2010-03, Vol.57 (3), p.548-555

2010

Volltextzugriff (PDF)

A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power

2011 IEEE International Solid-State Circuits Conference, 2011, p.88-90

2011

Volltextzugriff (PDF)

A glitch-corrector circuit for low-spur ADPLLs

Analog integrated circuits and signal processing, 2012-10, Vol.73 (1), p.201-208

2012

Volltextzugriff (PDF)

Low-Power Divider Retiming in a 3-4 GHz Fractional-N PLL

IEEE transactions on circuits and systems. II, Express briefs, 2011-04, Vol.58 (4), p.200-204

2011

Volltextzugriff (PDF)

Quantization Effects in All-Digital Phase-Locked Loops

IEEE transactions on circuits and systems. II, Express briefs, 2007-12, Vol.54 (12), p.1120-1124

2007

Volltextzugriff (PDF)

A 2.9-4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560- Integrated Jitter at 4.5-mW Power

IEEE journal of solid-state circuits, 2011-12, Vol.46 (12), p.2745-2758

2011

Volltextzugriff (PDF)

Multipath adaptive cancellation of divider non-linearity in fractional-N PLLs

2011 IEEE International Symposium of Circuits and Systems (ISCAS), 2011, p.418-421

2011

Volltextzugriff (PDF)

A 3MHz-BW 3.6GHz digital fractional-N PLL with sub-gate-delay TDC, phase-interpolation divider, and digital mismatch cancellation

2010 IEEE International Solid-State Circuits Conference - (ISSCC), 2010, p.476-477

2010

Volltextzugriff (PDF)

Low-Power Divider Retiming in a 3a4 GHz Fractional-N PLL

IEEE transactions on circuits and systems. II, Express briefs, 2011-04, Vol.58 (4), p.200-204

2011

Volltextzugriff (PDF)

Time-to-digital converter with 3-ps resolution and digital linearization algorithm

2010 Proceedings of ESSCIRC, 2010, p.262-265

2010

Volltextzugriff (PDF)

A wideband fractional-N PLL with suppressed charge-pump noise and automatic loop filter calibration

2012 IEEE Radio Frequency Integrated Circuits Symposium, 2012, p.177-180

2012

Volltextzugriff (PDF)

A 2.9-4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-fsrms Integrated Jitter at 4.5-mW Power

IEEE journal of solid-state circuits, 2011, Vol.46 (12), p.2745-2758

2011

Volltextzugriff (PDF)

AD-PLL for WiMAX with Digitally-Regulated TDC and Glitch Correction Logic

EURASIP journal on embedded systems, 2009-11, Vol.2010 (1), p.175764-175764

2009

Volltextzugriff (PDF)

AD-PLL for WiMAX with Digitally-Regulated TDC and Glitch Correction Logic

EURASIP journal on embedded systems, 2010-01, Vol.2010 (1), p.1-8

2010

Volltextzugriff (PDF)

Scritti sulle tecniche di produzione e di progetto

Marco Zanuso : scritti sulle tecniche di produzione e di progetto, 2013

2013

Volltextzugriff (PDF)

Riflessioni e proposte per Piazza Duomo

Arte lombarda, 1985-01 (72 (1)), p.114-114

Zanuso, Marco

1985

Volltextzugriff (PDF)

An automatic retiming system for asynchronous fractional frequency dividers

6th Conference on Ph.D. Research in Microelectronics & Electronics, 2010, p.1-4

2010

Volltextzugriff (PDF)

NOTES ON INDUSTRIAL DESIGN

Annali di Sociologia, 1967-01, Vol.4, p.32-36

ZANUSO, MARCO

1967

Volltextzugriff (PDF)

122 ”Chi si muove, si ama!” a multi-stakeholder and multi-disciplinary sub-national campaign to promote active lifestyle and physical activity in Italy

European journal of public health, 2024-09, Vol.34 (Supplement_2)

2024

Volltextzugriff (PDF)

COVID‐19 and Immunological Dysregulation: Can Autoantibodies be Useful?

Clinical and translational science, 2021-03, Vol.14 (2), p.502-508

2021

Volltextzugriff (PDF)

Memphis 1981-1988

pp. 160, 1901, p.160 bibliog.-160 bibliog.

1901

Volltextzugriff (PDF)

Abstract P1-17-09: Cardiotoxicity and overall safety profile of adjuvant chemotherapy in elderly breast cancer patients: A cohort study

Cancer research (Chicago, Ill.), 2020-02, Vol.80 (4_Supplement), p.P1-P1-17-09

2020

Volltextzugriff (PDF)

Relationship of exercise volume to improvements of quality of life with supervised exercise training in patients with type 2 diabetes in a randomised controlled trial: the Italian Diabetes and Exercise Study (IDES)

Diabetologia, 2012-03, Vol.55 (3), p.579-588

2012

Volltextzugriff (PDF)

1 – 25 von 41

Suche als RSS-Feed

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(29)
Mit Volltextzugriff
(36)

Publikationsform

Sprache

Erscheinungsjahr

n.n

Thema

Science & Technology
(19)
Exercise
(11)
Life Sciences & Biomedicine
(11)
Humans
(10)
Phase Locked Loops
(10)
Female
(8)
Male
(8)
Middle Aged
(8)
Phase Noise
(8)
Diabetes
(7)
Engineering
(7)
Engineering, Electrical & Electronic
(7)
Jitter
(7)
Technology
(7)
Type 2 Diabetes
(7)
Biological And Medical Sciences
(6)
Delay
(6)
Medical Sciences
(6)
Noise
(6)
Diabetes. Impaired Glucose Tolerance
(5)

15 weitere anzeigen...

Weniger anzeigen...

Neu hinzugefügt

... seit 90 Tagen
(1)

Menü

Weitere Dienste

Einstellungen

Suppression of flicker noise upconversion in a 65nm CMOS VCO in the 3.0-to-3.6GHz band

Noise Analysis and Minimization in Bang-Bang Digital PLLs

Time-to-Digital Converter for Frequency Synthesis Based on a Digital Bang-Bang DLL

A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power

A glitch-corrector circuit for low-spur ADPLLs

Low-Power Divider Retiming in a 3-4 GHz Fractional-N PLL

Quantization Effects in All-Digital Phase-Locked Loops

A 2.9-4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560- Integrated Jitter at 4.5-mW Power

Multipath adaptive cancellation of divider non-linearity in fractional-N PLLs

A 3MHz-BW 3.6GHz digital fractional-N PLL with sub-gate-delay TDC, phase-interpolation divider, and digital mismatch cancellation

Low-Power Divider Retiming in a 3a4 GHz Fractional-N PLL

Time-to-digital converter with 3-ps resolution and digital linearization algorithm

A wideband fractional-N PLL with suppressed charge-pump noise and automatic loop filter calibration

A 2.9-4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-fsrms Integrated Jitter at 4.5-mW Power

AD-PLL for WiMAX with Digitally-Regulated TDC and Glitch Correction Logic

AD-PLL for WiMAX with Digitally-Regulated TDC and Glitch Correction Logic

Scritti sulle tecniche di produzione e di progetto

Riflessioni e proposte per Piazza Duomo

An automatic retiming system for asynchronous fractional frequency dividers

NOTES ON INDUSTRIAL DESIGN

122 ”Chi si muove, si ama!” a multi-stakeholder and multi-disciplinary sub-national campaign to promote active lifestyle and physical activity in Italy

COVID‐19 and Immunological Dysregulation: Can Autoantibodies be Useful?

Memphis 1981-1988

Abstract P1-17-09: Cardiotoxicity and overall safety profile of adjuvant chemotherapy in elderly breast cancer patients: A cohort study

Relationship of exercise volume to improvements of quality of life with supervised exercise training in patients with type 2 diabetes in a randomised controlled trial: the Italian Diabetes and Exercise Study (IDES)

Suchergebnisse filtern