UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS

IEEE journal of solid-state circuits, 2011-12, Vol.46 (12), p.2821-2833

2011

Volltextzugriff (PDF)

An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS

2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2013, p.464-465

2013

Volltextzugriff (PDF)

A flexible ADC approach for mixed-signal SoC platforms

2005 IEEE International Symposium on Circuits and Systems (ISCAS), 2005, p.4839-4842 Vol. 5

2005

Volltextzugriff (PDF)

A 480mW 2.6GS/s 10b 65nm CMOS time-interleaved ADC with 48.5dB SNDR up to Nyquist

2011 IEEE International Solid-State Circuits Conference, 2011, p.180-182

2011

Volltextzugriff (PDF)

Digital self-correction of time-interleaved ADCs

2005 IEEE International Symposium on Circuits and Systems (ISCAS), 2005, p.5541-5544 Vol. 6

2005

Volltextzugriff (PDF)

Digital post-correction of front-end track-and-hold circuits in ADCs

2006 IEEE International Symposium on Circuits and Systems (ISCAS), 2006, p.4 pp.

2006

Volltextzugriff (PDF)

Smart AD and DA converters

2005 IEEE International Symposium on Circuits and Systems (ISCAS), 2005, p.4062-4065 Vol. 4

2005

Volltextzugriff (PDF)

Power exploration of parallel embedded architectures implementing data-reuse transformations

ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483), 2001, Vol.2, p.781-784 vol.2

2001

Volltextzugriff (PDF)

Power Optimization for Pipelined ADCs with Open-Loop Residue Amplifiers

2006 13th IEEE International Conference on Electronics, Circuits and Systems, 2006, p.132-135

2006

Volltextzugriff (PDF)

A direct sampling multi-channel receiver for DOCSIS 3.0 in 65nm CMOS

2011 Symposium on VLSI Circuits - Digest of Technical Papers, 2011, p.292-293

2011

Volltextzugriff (PDF)

A 62dB SFDR, 500MSPS, 15mW Open-Loop Track-and-Hold Circuit

2006 NORCHIP, 2006, p.103-106

2006

Volltextzugriff (PDF)

An 11b 1GS/s ADC with parallel sampling architecture to enhance SNDR for multi-carrier signals

2013 Proceedings of the ESSCIRC (ESSCIRC), 2013, p.121-124

2013

Volltextzugriff (PDF)

Analog Calibration of Mismatches in an Open-Loop Track-and-Hold Circuit for Time-Interleaved ADCs

2007 IEEE International Symposium on Circuits and Systems (ISCAS), 2007, p.1951-1954

2007

Volltextzugriff (PDF)

Design of the Basic Building Block of a High-Speed Flexible and Modular Pipelined ADC

2007 IEEE International Symposium on Circuits and Systems (ISCAS), 2007, p.3876-3879

2007

Volltextzugriff (PDF)

Programmable/Reconfigurable ADCs For Multistandard Wireless Terminals

2006 International Conference on Communications, Circuits and Systems, 2006, Vol.2, p.1337-1341

2006

Volltextzugriff (PDF)

Interleaving of Successive-Approximation Register ADCs in Deep Sub-Micron CMOS Technology

Advances in Analog and RF IC Design for Wireless Communication Systems, 2013, p.225-250

2013

Volltextzugriff (PDF)

Chapter 10 - Interleaving of Successive-Approximation Register ADCs in Deep Sub-Micron CMOS Technology

Advances in Analog and RF IC Design for Wireless Communication Systems, 2013, p.225-250

2013

Volltextzugriff (PDF)

1 – 17 von 17

Menü

Weitere Dienste

Einstellungen

A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS

An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS

A flexible ADC approach for mixed-signal SoC platforms

A 480mW 2.6GS/s 10b 65nm CMOS time-interleaved ADC with 48.5dB SNDR up to Nyquist

Digital self-correction of time-interleaved ADCs

Digital post-correction of front-end track-and-hold circuits in ADCs

Smart AD and DA converters

Power exploration of parallel embedded architectures implementing data-reuse transformations

Power Optimization for Pipelined ADCs with Open-Loop Residue Amplifiers

A direct sampling multi-channel receiver for DOCSIS 3.0 in 65nm CMOS

A 62dB SFDR, 500MSPS, 15mW Open-Loop Track-and-Hold Circuit

An 11b 1GS/s ADC with parallel sampling architecture to enhance SNDR for multi-carrier signals

Analog Calibration of Mismatches in an Open-Loop Track-and-Hold Circuit for Time-Interleaved ADCs

Design of the Basic Building Block of a High-Speed Flexible and Modular Pipelined ADC

Programmable/Reconfigurable ADCs For Multistandard Wireless Terminals

Interleaving of Successive-Approximation Register ADCs in Deep Sub-Micron CMOS Technology

Chapter 10 - Interleaving of Successive-Approximation Register ADCs in Deep Sub-Micron CMOS Technology

Suchergebnisse filtern