UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

2.4 ATOMUS: A 5nm 32TFLOPS/128TOPS ML System-on-Chip for Latency Critical Applications

2024 IEEE International Solid-State Circuits Conference (ISSCC), 2024, Vol.67, p.42-44

2024

Volltextzugriff (PDF)

A Memory-Efficient Unified Early Z-Test

IEEE transactions on visualization and computer graphics, 2011-09, Vol.17 (9), p.1286-1294

2011

Volltextzugriff (PDF)

An Energy-Efficient Mobile Vertex Processor With Multithread Expanded VLIW Architecture and Vertex Caches

IEEE journal of solid-state circuits, 2007-10, Vol.42 (10), p.2257-2269

2007

Volltextzugriff (PDF)

A Dual-Shader 3-D Graphics Processor With Fast 4-D Vector Inner Product Units and Power-Aware Texture Cache

IEEE transactions on very large scale integration (VLSI) systems, 2011-04, Vol.19 (4), p.525-537

2011

Volltextzugriff (PDF)

An Area Efficient Early -Test Method for 3-D Graphics Rendering Hardware

IEEE transactions on circuits and systems. I, Regular papers, 2008-08, Vol.55 (7), p.1929-1938

2008

Volltextzugriff (PDF)

A 186-Mvertices/s 161-mW Floating-Point Vertex Processor With Optimized Datapath and Vertex Caches

IEEE transactions on very large scale integration (VLSI) systems, 2009-10, Vol.17 (10), p.1369-1382

2009

Volltextzugriff (PDF)

An SoC with 1.3 gtexels/s 3-D graphics full pipeline for consumer applications

IEEE journal of solid-state circuits, 2006-01, Vol.41 (1), p.71-84

2006

Volltextzugriff (PDF)

A 36 fps SXGA 3-D Display Processor Embedding a Programmable 3-D Graphics Rendering Engine

IEEE journal of solid-state circuits, 2008-05, Vol.43 (5), p.1247-1259

2008

Volltextzugriff (PDF)

Tessellation-enabled shader for a bandwidth-limited 3D graphics engine

2008 IEEE Custom Integrated Circuits Conference, 2008, p.367-370

2008

Volltextzugriff (PDF)

A 3D graphics processor with fast 4D vector inner product units and power aware texture cache

2008 IEEE Custom Integrated Circuits Conference, 2008, p.539-542

2008

Volltextzugriff (PDF)

Shader-based tessellation to save memory bandwidth in a mobile multimedia processor

Computers & graphics, 2009-10, Vol.33 (5), p.625-637

2009

Volltextzugriff (PDF)

A 186Mvertices/s 161mW Floating-Point Vertex Processor for Mobile Graphics Systems

2007 IEEE Custom Integrated Circuits Conference, 2007, p.579-582

2007

Volltextzugriff (PDF)

Triangle-Level Depth Filter Method for Bandwidth Reduction in 3D Graphics Hardware

2007 IEEE International Symposium on Circuits and Systems (ISCAS), 2007, p.765-768

2007

Volltextzugriff (PDF)

A 36fps SXGA 3D Display Processor with a Programmable 3D Graphics Rendering Engine

2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 2007, p.276-602

2007

Volltextzugriff (PDF)

A tessellator based on a vertex shader for bandwidth-efficient mobile 3D graphics

2008 International SoC Design Conference, 2008, Vol.3, p.III-68-III-69

2008

Volltextzugriff (PDF)

An Adaptive Spatial Depth Filter for 3D Rendering IP

Journal of semiconductor technology and science, 2003, Vol.3 (4), p.175-180

2003

Volltextzugriff (PDF)

Vertex cache of programmable geometry processor for mobile multimedia application

2006 IEEE International Symposium on Circuits and Systems (ISCAS), 2006, p.4 pp.

2006

Volltextzugriff (PDF)

An efficient texture cache for programmable vertex shaders

2006 IEEE International Symposium on Circuits and Systems (ISCAS), 2006, p.4 pp.

2006

Volltextzugriff (PDF)

A 120Mvertices/s multi-threaded VLIW vertex processor for mobile multimedia applications

2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers, 2006, p.1606-1615

2006

Volltextzugriff (PDF)

An Adaptive Spatial Depth Filter for 3D Rendering IP

Journal of semiconductor technology and science, 2003, Vol.3 (4), p.175-180

2003

Volltextzugriff (PDF)

A 33.2M vertices/sec programmable geometry engine for multimedia embedded systems

2005 IEEE International Symposium on Circuits and Systems (ISCAS), 2005, p.4574-4577 Vol. 5

2005

Volltextzugriff (PDF)

An SoC with 1.3 Gtexels/s 3D graphics full pipeline engine for consumer applications

ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005, 2005, p.190-592 Vol. 1

2005

Volltextzugriff (PDF)

焼入-分配（Q&P）処理した低炭素鋼の微細組織と引張特性に及ぼすSi量の影響

鉄と鋼, 2024, pp.TETSU-2024-088

2024

Volltextzugriff (PDF)

An adaptive spatial filter for early depth test

2004 IEEE International Symposium on Circuits and Systems (ISCAS), 2004, Vol.2, p.II-137

2004

Volltextzugriff (PDF)

A hierarchical depth buffer for minimizing memory bandwidth in 3D rendering engine: Depth Filter

2003 IEEE International Symposium on Circuits and Systems (ISCAS), 2003, Vol.2, p.II-II

2003

Volltextzugriff (PDF)

1 – 25 von 65

Suche als RSS-Feed

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(42)
Mit Volltextzugriff
(53)

Publikationsform

Artikel
(47)
Tagungsberichte
(18)

Sprache

Erscheinungsjahr

n.n

Thema

Science & Technology
(33)
Graphics
(18)
Technology
(17)
Physical Sciences
(15)
Bandwidth
(13)
Hardware
(12)
Physics
(12)
Engineering
(11)
Engineering, Electrical & Electronic
(11)
Engines
(11)
Geometry
(11)
Rendering
(9)
Plasma
(8)
Cmos Technology
(7)
Pipelines
(7)
Testing
(7)
70 Plasma Physics And Fusion Technology
(6)
Applied Sciences
(6)
Electronics
(6)
Exact Sciences And Technology
(6)

15 weitere anzeigen...

Weniger anzeigen...

Neu hinzugefügt

... seit 90 Tagen
(2)

Menü

Weitere Dienste

Einstellungen

2.4 ATOMUS: A 5nm 32TFLOPS/128TOPS ML System-on-Chip for Latency Critical Applications

A Memory-Efficient Unified Early Z-Test

An Energy-Efficient Mobile Vertex Processor With Multithread Expanded VLIW Architecture and Vertex Caches

A Dual-Shader 3-D Graphics Processor With Fast 4-D Vector Inner Product Units and Power-Aware Texture Cache

An Area Efficient Early -Test Method for 3-D Graphics Rendering Hardware

A 186-Mvertices/s 161-mW Floating-Point Vertex Processor With Optimized Datapath and Vertex Caches

An SoC with 1.3 gtexels/s 3-D graphics full pipeline for consumer applications

A 36 fps SXGA 3-D Display Processor Embedding a Programmable 3-D Graphics Rendering Engine

Tessellation-enabled shader for a bandwidth-limited 3D graphics engine

A 3D graphics processor with fast 4D vector inner product units and power aware texture cache

Shader-based tessellation to save memory bandwidth in a mobile multimedia processor

A 186Mvertices/s 161mW Floating-Point Vertex Processor for Mobile Graphics Systems

Triangle-Level Depth Filter Method for Bandwidth Reduction in 3D Graphics Hardware

A 36fps SXGA 3D Display Processor with a Programmable 3D Graphics Rendering Engine

A tessellator based on a vertex shader for bandwidth-efficient mobile 3D graphics

An Adaptive Spatial Depth Filter for 3D Rendering IP

Vertex cache of programmable geometry processor for mobile multimedia application

An efficient texture cache for programmable vertex shaders

A 120Mvertices/s multi-threaded VLIW vertex processor for mobile multimedia applications

An Adaptive Spatial Depth Filter for 3D Rendering IP

A 33.2M vertices/sec programmable geometry engine for multimedia embedded systems

An SoC with 1.3 Gtexels/s 3D graphics full pipeline engine for consumer applications

焼入-分配（Q&P）処理した低炭素鋼の微細組織と引張特性に及ぼすSi量の影響

An adaptive spatial filter for early depth test

A hierarchical depth buffer for minimizing memory bandwidth in 3D rendering engine: Depth Filter

Suchergebnisse filtern