UB Paderborn / Katalog / Suche / in CDI

1 – 25 von 94

Sortiert nach

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure

IEEE journal of solid-state circuits, 2010-04, Vol.45 (4), p.731-740

2010

Link zum Volltext
IEEE_Xplore

A 10 bit 320 MS/s Low-Cost SAR ADC for IEEE 802.11ac Applications in 20 nm CMOS

IEEE journal of solid-state circuits, 2015-11, Vol.50 (11), p.2645-2654

2015

Link zum Volltext
IEEE_Xplore

10-bit 30-MS/s SAR ADC Using a Switchback Switching Method

IEEE transactions on very large scale integration (VLSI) systems, 2013-03, Vol.21 (3), p.584-588

2013

Link zum Volltext
IEEE_Xplore

A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS

IEEE transactions on circuits and systems. I, Regular papers, 2013-03, Vol.60 (3), p.570-581

2013

Link zum Volltext
IEEE_Xplore

Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops

IEEE transactions on very large scale integration (VLSI) systems, 2013-04, Vol.21 (4), p.624-635

2013

Link zum Volltext
IEEE_Xplore

A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme

IEEE transactions on very large scale integration (VLSI) systems, 2010-03, Vol.18 (3), p.509-513

2010

Link zum Volltext
IEEE_Xplore

An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count

IEEE transactions on circuits and systems. I, Regular papers, 2010-08, Vol.57 (8), p.1829-1837

2010

Link zum Volltext
IEEE_Xplore

A 1-μW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications

IEEE journal of solid-state circuits, 2012-11, Vol.47 (11), p.2783-2795

2012

Link zum Volltext

Verfügbarkeit prüfen

A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation

2010 IEEE International Solid-State Circuits Conference - (ISSCC), 2010, p.386-387

2010

Link zum Volltext
IEEE_Xplore

A Digitally Calibrated CMOS Transconductor With a 100-MHz Bandwidth and 75-dB SFDR

IEEE transactions on circuits and systems. II, Express briefs, 2008-11, Vol.55 (11), p.1089-1093

2008

Link zum Volltext
IEEE_Xplore

20.2 A 40MHz-BW 320MS/s Passive Noise-Shaping SAR ADC With Passive Signal-Residue Summation in 14nm FinFET

2019 IEEE International Solid- State Circuits Conference - (ISSCC), 2019, p.330-332

2019

Link zum Volltext
IEEE_Xplore

A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications

IEEE journal of solid-state circuits, 2012-11, Vol.47 (11), p.2783-2795

2012

Link zum Volltext
IEEE_Xplore

A 5b 800MS/s 2mW asynchronous binary-search ADC in 65nm CMOS

2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, 2009, p.80-81,81a

2009

Link zum Volltext
IEEE_Xplore

A 10b 200MS/s 0.82mW SAR ADC in 40nm CMOS

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2013, p.289-292

2013

Link zum Volltext
IEEE_Xplore

A 5-bit 4.2-GS/s flash ADC in 0.13-μm CMOS

2007 IEEE Custom Integrated Circuits Conference, 2007, p.213-216

2007

Link zum Volltext
IEEE_Xplore

An investigation of group, rater and ratee effects on peer-/self-assessments in a collaborative learning environment in higher education: a cross-classified multilevel analysis

2021 International Conference on Advanced Learning Technologies (ICALT), 2021, p.144-148

2021

Link zum Volltext
IEEE_Xplore

A 9-bit 150-MS/s 1.53-mW subranged SAR ADC in 90-nm CMOS

2010 Symposium on VLSI Circuits, 2010, p.243-244

2010

Link zum Volltext
IEEE_Xplore

A 10-bit 12-MS/s successive approximation ADC with 1.2-pF input capacitance

2009 IEEE Asian Solid-State Circuits Conference, 2009, p.157-160

2009

Link zum Volltext
IEEE_Xplore

A 8.2-mW 10-b 1.6-GS/s 4× TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS

2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), 2016, p.1-2

2016

Link zum Volltext

Verfügbarkeit prüfen

A 2.4-mW 25-MHz BW 300-MS/s passive noise shaping SAR ADC with noise quantizer technique in 14-nm CMOS

2017 Symposium on VLSI Circuits, 2017, p.C234-C235

2017

Link zum Volltext

Verfügbarkeit prüfen

A 6-bit 1GS/s low-power flash ADC

2009 International Symposium on VLSI Design, Automation and Test, 2009, p.211-214

2009

Link zum Volltext
IEEE_Xplore

A current compensated reference oscillator

2009 International Symposium on VLSI Design, Automation and Test, 2009, p.130-133

2009

Link zum Volltext
IEEE_Xplore

27.5 An 80MHz-BW 640MS/s Time-Interleaved Passive Noise-Shaping SAR ADC in 22nm FDSOI Process

2021 IEEE International Solid- State Circuits Conference (ISSCC), 2021, Vol.64, p.378-380

2021

Link zum Volltext
IEEE_Xplore

A 10b 100kS/s SAR ADC with charge recycling switching method

2014 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2014, p.329-332

2014

Link zum Volltext

Verfügbarkeit prüfen

Removal of bioaerosols by the combination of a photocatalytic filter and negative air ions

Journal of aerosol science, 2008-05, Vol.39 (5), p.377-392

2008

Link zum Volltext

Verfügbarkeit prüfen

1 – 25 von 94

Suche als RSS-Feed

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(63)
Mit Volltextzugriff
(87)

Publikationsform

Sprache

Erscheinungsjahr

n.n

Thema

Science & Technology
(66)
Life Sciences & Biomedicine
(36)
Technology
(20)
Neurosciences & Neurology
(19)
Humans
(18)
Capacitors
(17)
Engineering
(16)
Neurosciences
(16)
Physical Sciences
(15)
Engineering, Electrical & Electronic
(14)
Switches
(14)
Voltage
(12)
Female
(11)
Male
(11)
Transcranial Magnetic Stimulation
(11)
Clocks
(10)
Parkinson's Disease
(10)
Physics
(10)
Capacitance
(9)
Middle Aged
(9)

15 weitere anzeigen...

Weniger anzeigen...

Neu hinzugefügt

... seit 90 Tagen
(1)

Menü

Weitere Dienste

Einstellungen

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure

A 10 bit 320 MS/s Low-Cost SAR ADC for IEEE 802.11ac Applications in 20 nm CMOS

10-bit 30-MS/s SAR ADC Using a Switchback Switching Method

A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS

Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops

A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme

An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count

A 1-μW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications

A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation

A Digitally Calibrated CMOS Transconductor With a 100-MHz Bandwidth and 75-dB SFDR

20.2 A 40MHz-BW 320MS/s Passive Noise-Shaping SAR ADC With Passive Signal-Residue Summation in 14nm FinFET

A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications

A 5b 800MS/s 2mW asynchronous binary-search ADC in 65nm CMOS

A 10b 200MS/s 0.82mW SAR ADC in 40nm CMOS

A 5-bit 4.2-GS/s flash ADC in 0.13-μm CMOS

An investigation of group, rater and ratee effects on peer-/self-assessments in a collaborative learning environment in higher education: a cross-classified multilevel analysis

A 9-bit 150-MS/s 1.53-mW subranged SAR ADC in 90-nm CMOS

A 10-bit 12-MS/s successive approximation ADC with 1.2-pF input capacitance

A 8.2-mW 10-b 1.6-GS/s 4× TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS

A 2.4-mW 25-MHz BW 300-MS/s passive noise shaping SAR ADC with noise quantizer technique in 14-nm CMOS

A 6-bit 1GS/s low-power flash ADC

A current compensated reference oscillator

27.5 An 80MHz-BW 640MS/s Time-Interleaved Passive Noise-Shaping SAR ADC in 22nm FDSOI Process

A 10b 100kS/s SAR ADC with charge recycling switching method

Removal of bioaerosols by the combination of a photocatalytic filter and negative air ions

Suchergebnisse filtern