UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

Wafer-level 3D integration technology

IBM journal of research and development, 2008-11, Vol.52 (6), p.583-597

2008

Volltextzugriff (PDF)

Fault-tolerant designs for 256 Mb DRAM

IEEE journal of solid-state circuits, 1996-04, Vol.31 (4), p.558-566

1996

Volltextzugriff (PDF)

A new 'shift and ratio' method for MOSFET channel-length extraction

IEEE electron device letters, 1992-05, Vol.13 (5), p.267-269

1992

Volltextzugriff (PDF)

Generalized scaling theory and its application to a 1/4 micrometer MOSFET design

IEEE transactions on electron devices, 1984-01, Vol.ED-31 (4), p.452-461

1984

Volltextzugriff (PDF)

High transconductance and velocity overshoot in NMOS devices at the 0.1- mu m gate-length level

IEEE electron device letters, 1988-09, Vol.9 (9), p.464-466

1988

Volltextzugriff (PDF)

1-GHz fully pipelined 3.7-ns address access time 8 k x 1024 embedded synchronous DRAM macro

IEEE journal of solid-state circuits, 2000-11, Vol.35 (11), p.1673-1679

2000

Volltextzugriff (PDF)

A high-performance 0.25- mu m CMOS technology. I. Design and characterization

IEEE transactions on electron devices, 1992-04, Vol.39 (4), p.959-966

1992

Volltextzugriff (PDF)

1-GHz fully pipelined 3.7-ns address access time 8 k×1024 embedded synchronous DRAM macro

IEEE journal of solid-state circuits, 2000-11, Vol.35 (11), p.1673

2000

Volltextzugriff (PDF)

A high-performance 0.25- mu m CMOS technology. II. Technology

IEEE transactions on electron devices, 1992-04, Vol.39 (4), p.967-975

1992

Volltextzugriff (PDF)

Flexible test mode approach for 256-Mb DRAM

IEEE journal of solid-state circuits, 1997-10, Vol.32 (10), p.1525-1534

1997

Volltextzugriff (PDF)

A 7F(2) cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAMs

IEEE journal of solid-state circuits, 2000-05, Vol.35 (5), p.713-718

2000

Volltextzugriff (PDF)

Transconductance degradation in thin-Oxide MOSFET's

IEEE transactions on electron devices, 1983-10, Vol.30 (10), p.1295-1304

1983

Volltextzugriff (PDF)

Design and experimental technology for 0.1-μm gate-length low-temperature operation FET's

IEEE electron device letters, 1987, Vol.8 (10), p.463-466

1987

Volltextzugriff (PDF)

220-mm super(2), four- and eight-bank, 256-Mb SDRAM with single-sided stitched WL architecture

IEEE journal of solid-state circuits, 1998-11, Vol.33 (11), p.1711-1718

1998

Volltextzugriff (PDF)

A shorted global clock design for multi-GHz 3D stacked chips

2012 Symposium on VLSI Circuits (VLSIC), 2012, p.170-171

2012

Volltextzugriff (PDF)

A comprehensive study of hot-carrier instability in p- and n-type poly-Si gated MOSFET's

IEEE transactions on electron devices, 1994-05, Vol.41 (5), p.675-680

1994

Volltextzugriff (PDF)

On the accuracy of channel length characterization of LDD MOSFET's

IEEE transactions on electron devices, 1986-10, Vol.33 (10), p.1556-1562

1986

Volltextzugriff (PDF)

Alpha-particle-induced soft error rate in VLSI circuits

IEEE transactions on electron devices, 1982-04, Vol.29 (4), p.725-731

1982

Volltextzugriff (PDF)

286 mm super(2) 256 Mb DRAM with x 32 both-ends DQ

IEEE journal of solid-state circuits, 1996-01, Vol.31 (4), p.567-574

1996

Volltextzugriff (PDF)

Inverter performance of deep-submicrometer MOSFETs

IEEE electron device letters, 1988-12, Vol.9 (12), p.633-635

1988

Volltextzugriff (PDF)

IIIB-1 degradation of 77-K MOSFET characteristics due to channel hot electrons

IEEE transactions on electron devices, 1984-12, Vol.31 (12), p.1970-1970

1984

Volltextzugriff (PDF)

MOSFET miniaturization — From one micron to the limits

Physica B + C, 1985-01, Vol.129 (1), p.3-15

1985

Volltextzugriff (PDF)

Threshold voltage characteristics of depletion-mode MOSFET's

IEEE transactions on electron devices, 1981-09, Vol.28 (9), p.1025-1030

1981

Volltextzugriff (PDF)

Alpha-Particle-Induced Soft Error Rate in VLSI Circuits

IEEE journal of solid-state circuits, 1982-04, Vol.17 (2), p.355-361

1982

Volltextzugriff (PDF)

A fully scaled submicrometer NMOS technology using direct-write E-beam lithography

IEEE transactions on electron devices, 1985-01, Vol.32 (11), p.2214-2223

1985

Volltextzugriff (PDF)

1 – 25 von 26

Suche als RSS-Feed

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(25)
Mit Volltextzugriff
(25)

Publikationsform

Artikel
(25)
Tagungsberichte
(1)

Sprache

Englisch
(26)

Erscheinungsjahr

n.n

Thema

Science & Technology
(16)
Technology
(15)
Engineering
(14)
Engineering, Electrical & Electronic
(14)
Applied Sciences
(10)
Electronics
(10)
Exact Sciences And Technology
(10)
Semiconductor Electronics. Microelectronics. Optoelectronics. Solid State Devices
(10)
Physical Sciences
(7)
Physics
(7)
Physics, Applied
(6)
Transistors
(6)
Integrated Circuits
(5)
Delay
(4)
Voltage
(4)
Capacitance
(3)
Cmos Technology
(3)
Electrical Resistance Measurement
(3)
Inverters
(3)
Mos Devices
(3)

15 weitere anzeigen...

Weniger anzeigen...

Kollektion

Zeitschrift / Serie

Ieee Transactions On Electron Devices
(11)
Ieee Journal Of Solid-State Circuits
(8)
Ieee Electron Device Letters
(4)
Ibm Journal Of Research And Development
(1)
Physica A
(1)
Physica B + C
(1)

1 weiteren anzeigen...

Weniger anzeigen...

Menü

Weitere Dienste

Einstellungen

Wafer-level 3D integration technology

Fault-tolerant designs for 256 Mb DRAM

A new 'shift and ratio' method for MOSFET channel-length extraction

Generalized scaling theory and its application to a 1/4 micrometer MOSFET design

High transconductance and velocity overshoot in NMOS devices at the 0.1- mu m gate-length level

1-GHz fully pipelined 3.7-ns address access time 8 k x 1024 embedded synchronous DRAM macro

A high-performance 0.25- mu m CMOS technology. I. Design and characterization

1-GHz fully pipelined 3.7-ns address access time 8 k×1024 embedded synchronous DRAM macro

A high-performance 0.25- mu m CMOS technology. II. Technology

Flexible test mode approach for 256-Mb DRAM

A 7F(2) cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAMs

Transconductance degradation in thin-Oxide MOSFET's

Design and experimental technology for 0.1-μm gate-length low-temperature operation FET's

220-mm super(2), four- and eight-bank, 256-Mb SDRAM with single-sided stitched WL architecture

A shorted global clock design for multi-GHz 3D stacked chips

A comprehensive study of hot-carrier instability in p- and n-type poly-Si gated MOSFET's

On the accuracy of channel length characterization of LDD MOSFET's

Alpha-particle-induced soft error rate in VLSI circuits

286 mm super(2) 256 Mb DRAM with x 32 both-ends DQ

Inverter performance of deep-submicrometer MOSFETs

IIIB-1 degradation of 77-K MOSFET characteristics due to channel hot electrons

MOSFET miniaturization — From one micron to the limits

Threshold voltage characteristics of depletion-mode MOSFET's

Alpha-Particle-Induced Soft Error Rate in VLSI Circuits

A fully scaled submicrometer NMOS technology using direct-write E-beam lithography

Suchergebnisse filtern