UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

An 11-nW CMOS Temperature-to-Digital Converter Utilizing Sub-Threshold Current at Sub-Thermal Drain Voltage

IEEE journal of solid-state circuits, 2019-03, Vol.54 (3), p.613-622

2019

Volltextzugriff (PDF)

A 0.37mm2 Fully-Integrated Wide Dynamic Range Sub-GHz Receiver Front-End without Off-Chip Matching Components

IEICE transactions on electronics, 2022-07, Vol.E105.C (7), p.334-342, Article 2021CDP0003

2022

Volltextzugriff (PDF)

A 6.4 nW 1.7% Relative Inaccuracy CMOS Temperature Sensor Utilizing Sub-Thermal Drain Voltage Stabilization and Frequency-Locked Loop

IEEE solid-state circuits letters, 2020, Vol.3, p.458-461

2020

Volltextzugriff (PDF)

A Low-Jitter Injection-Locked Clock Multiplier Using 97-µW Transformer-Based VCO with 18-kHz Flicker Noise Corner

IEICE transactions on electronics, 2021-07, Vol.E104.C (7), p.289-299, Article 2020CDP0005

2021

Volltextzugriff (PDF)

A Compact TF-Based LC-VCO with Ultra-Low-Power Operation and Supply Pushing Reduction for IoT Applications

IEICE transactions on electronics, 2020-10, Vol.E103.C (10), p.505-513

2020

Volltextzugriff (PDF)

Design and Analysis of Ultra-Low Power Glitch-Free Programmable Voltage Detector Based on Multiple Voltage Copier

IEICE transactions on electronics, 2017-01, Vol.E100.C (4), p.349-358

2017

Volltextzugriff (PDF)

A 78 fs RMS Jitter Injection-Locked Clock Multiplier Using Transformer-Based Ultra-Low-Power VCO

ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC), 2019, p.101-104

2019

Volltextzugriff (PDF)

A PNP-Based Temperature Sensor With Continuous-Time Readout and \pm 0.1 ^ C (3 \sigma ) Inaccuracy From - 55 ^ C to 125 ^ C

IEEE journal of solid-state circuits, 2024-05, p.1-10

2024

Volltextzugriff (PDF)

16.4 Energy-autonomous fever alarm armband integrating fully flexible solar cells, piezoelectric speaker, temperature detector, and 12V organic complementary FET circuits

2015 IEEE International Solid State Circuits Conference (ISSCC), 2015-02, p.1-3

2015

Volltextzugriff (PDF)

A 0.90-4.39-V Detection Voltage Range, 56-Level Programmable Voltage Detector Using Fine Voltage-Step Subtraction for Battery Management

IEEE transactions on circuits and systems. I, Regular papers, 2019-03, Vol.66 (3), p.1270-1279

2019

Volltextzugriff (PDF)

A Fully Synthesizable Fractional-N MDLL With Zero-Order Interpolation-Based DTC Nonlinearity Calibration and Two-Step Hybrid Phase Offset Calibration

IEEE transactions on circuits and systems. I, Regular papers, 2021-02, Vol.68 (2), p.603-616

2021

Volltextzugriff (PDF)

A Ka-Band SATCOM Transceiver in 65-nm CMOS With High-Linearity TX and Dual-Channel Wide-Dynamic-Range RX for Terrestrial Terminal

IEEE journal of solid-state circuits, 2022-02, Vol.57 (2), p.356-370

2022

Volltextzugriff (PDF)

A 210nW BJT-based Temperature Sensor with an Inaccuracy of ±0.15°C (3σ) from −15°C to 85°C

2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2022, p.120-121

2022

Volltextzugriff (PDF)

A 265- \mu W Fractional- Digital PLL With Seamless Automatic Switching Sub-Sampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65-nm CMOS

IEEE journal of solid-state circuits, 2019-12, Vol.54 (12), p.3478-3492

2019

Volltextzugriff (PDF)

A 210 nW NPN-Based Temperature Sensor With an Inaccuracy of ±0.15 °C (3σ) From −15 °C to 85 °C Utilizing Dual-Mode Frontend

IEEE solid-state circuits letters, 2022, Vol.5, p.272-275

2022

Volltextzugriff (PDF)

A 265-[Formula Omitted]W Fractional-[Formula Omitted] Digital PLL With Seamless Automatic Switching Sub-Sampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65-nm CMOS

IEEE journal of solid-state circuits, 2019-01, Vol.54 (12), p.3478

2019

Volltextzugriff (PDF)

23.7 A BJT-Based Temperature Sensor with \pm 0.1^\mathrm(3\sigma) Inaccuracy from -55°C to 125°C and a 0.85pJ.K2 Resolution FoM Using Continuous-Time Readout

2023 IEEE International Solid- State Circuits Conference (ISSCC), 2023, p.358-360

2023

Volltextzugriff (PDF)

A CMOS Ka-Band SATCOM Transceiver with ACI-Cancellation Enhanced Dual-Channel Low-NF Wide-Dynamic-Range RX and High-Linearity TX

2020 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2020, p.355-358

2020

Volltextzugriff (PDF)

An HDL-described Fully-synthesizable Sub-GHz IoT Transceiver with Ring Oscillator based Frequency Synthesizer and Digital Background EVM Calibration

2019 IEEE Custom Integrated Circuits Conference (CICC), 2019, p.1-4

2019

Volltextzugriff (PDF)

A 13nW temperature-to-digital converter utilizing sub-threshold MOSFET operation at sub-thermal drain voltage

2018 IEEE Custom Integrated Circuits Conference (CICC), 2018, p.1-4

2018

Volltextzugriff (PDF)

16.1 A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS

2019 IEEE International Solid- State Circuits Conference - (ISSCC), 2019, p.256-258

2019

Volltextzugriff (PDF)

248pW, 0.11mV/°C glitch-free programmable voltage detector with multiple voltage duplicator for energy harvesting

ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC), 2015, p.249-252

2015

Volltextzugriff (PDF)

248pW, 0.11mV/ degree C glitch-free programmable voltage detector with multiple voltage duplicator for energy harvesting

Proceedings of ESSCIRC, 2015-09, p.249-252

2015

Volltextzugriff (PDF)

A 0.4-ps-Jitter −52-dBc-Spur Synthesizable Injection-Locked PLL With Self-Clocked Nonoverlap Update and Slope-Balanced Subsampling BBPD

IEEE solid-state circuits letters, 2019-01, Vol.2 (1), p.5-8

2019

Volltextzugriff (PDF)

An all-digital time difference hold-and-replication circuit utilizing a dual pulse ring oscillator

Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 2013, p.1-4

2013

Volltextzugriff (PDF)

1 – 25 von 31

Suche als RSS-Feed

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(17)
Mit Volltextzugriff
(23)

Publikationsform

Artikel
(19)
Tagungsberichte
(12)

Sprache

Englisch
(31)

Erscheinungsjahr

n.n

Thema

Science & Technology
(15)
Engineering
(13)
Engineering, Electrical & Electronic
(13)
Technology
(13)
Cmos
(12)
Power Consumption
(12)
Power Demand
(8)
Temperature Sensors
(7)
Low Power
(6)
Phase Locked Loops
(6)
Temperature Measurement
(6)
Electric Potential
(5)
Sensors
(5)
Transformers
(5)
Vibration
(5)
Delays
(4)
Detectors
(4)
Iot
(4)
Linearity
(4)
Solid State Circuits
(4)

15 weitere anzeigen...

Weniger anzeigen...

Kollektion

IEEE Xplore
(24)
IngentaConnect Journals
(15)
MEDLINE
(2)
Psychology & Behavioral Sciences Collection
(2)
Nexis Uni
(2)
Journals@Ovid Complete
(2)
Nature
(2)
Publisher or Other Site
(2)
Free E-Journal (出版社公開部分のみ）
(1)

4 weitere anzeigen...

Weniger anzeigen...

Menü

Weitere Dienste

Einstellungen

An 11-nW CMOS Temperature-to-Digital Converter Utilizing Sub-Threshold Current at Sub-Thermal Drain Voltage

A 0.37mm2 Fully-Integrated Wide Dynamic Range Sub-GHz Receiver Front-End without Off-Chip Matching Components

A 6.4 nW 1.7% Relative Inaccuracy CMOS Temperature Sensor Utilizing Sub-Thermal Drain Voltage Stabilization and Frequency-Locked Loop

A Low-Jitter Injection-Locked Clock Multiplier Using 97-µW Transformer-Based VCO with 18-kHz Flicker Noise Corner

A Compact TF-Based LC-VCO with Ultra-Low-Power Operation and Supply Pushing Reduction for IoT Applications

Design and Analysis of Ultra-Low Power Glitch-Free Programmable Voltage Detector Based on Multiple Voltage Copier

A 78 fs RMS Jitter Injection-Locked Clock Multiplier Using Transformer-Based Ultra-Low-Power VCO

A PNP-Based Temperature Sensor With Continuous-Time Readout and \pm 0.1 ^ C (3 \sigma ) Inaccuracy From - 55 ^ C to 125 ^ C

16.4 Energy-autonomous fever alarm armband integrating fully flexible solar cells, piezoelectric speaker, temperature detector, and 12V organic complementary FET circuits

A 0.90-4.39-V Detection Voltage Range, 56-Level Programmable Voltage Detector Using Fine Voltage-Step Subtraction for Battery Management

A Fully Synthesizable Fractional-N MDLL With Zero-Order Interpolation-Based DTC Nonlinearity Calibration and Two-Step Hybrid Phase Offset Calibration

A Ka-Band SATCOM Transceiver in 65-nm CMOS With High-Linearity TX and Dual-Channel Wide-Dynamic-Range RX for Terrestrial Terminal

A 210nW BJT-based Temperature Sensor with an Inaccuracy of ±0.15°C (3σ) from −15°C to 85°C

A 265- \mu W Fractional- Digital PLL With Seamless Automatic Switching Sub-Sampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65-nm CMOS

A 210 nW NPN-Based Temperature Sensor With an Inaccuracy of ±0.15 °C (3σ) From −15 °C to 85 °C Utilizing Dual-Mode Frontend

A 265-[Formula Omitted]W Fractional-[Formula Omitted] Digital PLL With Seamless Automatic Switching Sub-Sampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65-nm CMOS

23.7 A BJT-Based Temperature Sensor with \pm 0.1^\mathrm(3\sigma) Inaccuracy from -55°C to 125°C and a 0.85pJ.K2 Resolution FoM Using Continuous-Time Readout

A CMOS Ka-Band SATCOM Transceiver with ACI-Cancellation Enhanced Dual-Channel Low-NF Wide-Dynamic-Range RX and High-Linearity TX

An HDL-described Fully-synthesizable Sub-GHz IoT Transceiver with Ring Oscillator based Frequency Synthesizer and Digital Background EVM Calibration

A 13nW temperature-to-digital converter utilizing sub-threshold MOSFET operation at sub-thermal drain voltage

16.1 A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS

248pW, 0.11mV/°C glitch-free programmable voltage detector with multiple voltage duplicator for energy harvesting

248pW, 0.11mV/ degree C glitch-free programmable voltage detector with multiple voltage duplicator for energy harvesting

A 0.4-ps-Jitter −52-dBc-Spur Synthesizable Injection-Locked PLL With Self-Clocked Nonoverlap Update and Slope-Balanced Subsampling BBPD

An all-digital time difference hold-and-replication circuit utilizing a dual pulse ring oscillator

Suchergebnisse filtern