UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for Spur Reduction

IEEE transactions on circuits and systems. 2, Analog and digital signal processing, 2006-11, Vol.53 (11), p.1205-1209

2006

Volltextzugriff (PDF)

A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 Application

IEEE transactions on very large scale integration (VLSI) systems, 2009-12, Vol.17 (12), p.1742-1748

2009

Volltextzugriff (PDF)

A 4GHz Low Complexity ADPLL-based Frequency Synthesizer in 90nm CMOS

2007 IEEE Custom Integrated Circuits Conference, 2007, p.543-546

2007

Volltextzugriff (PDF)

A Gigahertz Cyclic Injection DLL Clock Generator with an Infinite Acquisition Range

2006 49th IEEE International Midwest Symposium on Circuits and Systems, 2006, Vol.2, p.16-19

2006

Volltextzugriff (PDF)

A 3.3 GHz LC-based digitally controlled oscillator with 5kHz frequency resolution

2007 IEEE Asian Solid-State Circuits Conference, 2007, p.428-431

2007

Volltextzugriff (PDF)

A CDR with a digital threshold decision technique and a cyclic reference injected DLL frequency multiplier with a period error compensation loop

Du, Qingjin

2008

Volltextzugriff (PDF)

A CDR with a digital threshold decision technique and a cyclic reference injected DLL frequency multiplier with a period error compensation loop

Du, Qingjin

2008

Volltextzugriff (PDF)

Reduced in-lock error DLL-based clock synthesiser with novel charge pump phase comparator

Electronics letters, 2003-01, Vol.39 (1), p.1-1

2003

Volltextzugriff (PDF)

A 2.5 Gb/s, Low Power Clock and Data Recovery Circuit

2007 Canadian Conference on Electrical and Computer Engineering, 2007, p.526-529

2007

Volltextzugriff (PDF)

A Timing Jitter Reduction Technique in a Cyclic Injection Clock Multiplier for Data Communication System

2006 IEEE International SOC Conference, 2006, p.123-126

2006

Volltextzugriff (PDF)

A Low Phase Noise Dll Clock Generator with a Programmable Dynamic Frequency Divider

2006 Canadian Conference on Electrical and Computer Engineering, 2006, p.701-704

2006

Volltextzugriff (PDF)

An eye detection technique for clock and data recovery applications

2006 IEEE International Symposium on Circuits and Systems (ISCAS), 2006, p.4 pp.-5162

2006

Volltextzugriff (PDF)

Noise, spur characteristics and in-lock error reduction of DLL-based frequency synthesizers

2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914), 2004, Vol.2, p.1443-1446 Vol.2

2004

Volltextzugriff (PDF)

Reduced in-lock error DLL-based clock synthesiser with novel charge pump phase comparator

Electronics letters, 2003-01, Vol.39 (1), p.48

2003

Volltextzugriff (PDF)

A DLL-based frequency synthesizer

Du, Qingjin

2003

Volltextzugriff (PDF)

A delay-locked frequency synthesizer with low phase noise performance

2003 IEEE Conference on Electron Devices and Solid-State Circuits (IEEE Cat. No.03TH8668), 2003, p.461-464

2003

Volltextzugriff (PDF)

Event-Driven Modeling and Simulation of an Digital PLL

2006 IEEE International Behavioral Modeling and Simulation Workshop, 2006, p.67-72

2006

Volltextzugriff (PDF)

A -107dBe, 10kHz carrier offset 2-GHz DLL-based frequency synthesizer

Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003, 2003, p.301-304

2003

Volltextzugriff (PDF)

Sphere equivalence, Property H, and Banach expanders

Studia mathematica, 2016, p.1-17

Cheng, Qingjin

2016

Volltextzugriff (PDF)

Favipiravir in the treatment of patients with SARS-CoV-2 RNA recurrent positive after discharge: A multicenter, open-label, randomized trial

International immunopharmacology, 2021-08, Vol.97, p.107702-107702, Article 107702

2021

Volltextzugriff (PDF)

Enhancing interface adaptability of open architecture products

Research in engineering design, 2017-10, Vol.28 (4), p.545-560

2017

Volltextzugriff (PDF)

Cause Analysis and Suggestion on Corrosion Leakage of Pipe in Atmospheric and Vacuum Pressure Unit

IOP conference series. Materials Science and Engineering, 2020-01, Vol.711 (1), p.12015

2020

Volltextzugriff (PDF)

Long-term Pegylated GH for Children With GH Deficiency: A Large, Prospective, Real-world Study

The journal of clinical endocrinology and metabolism, 2023-08, Vol.108 (8), p.2078-2086

2023

Volltextzugriff (PDF)

Favipiravir in the treatment of patients with SARS-CoV-2 RNA recurrent positive after discharge: A multicenter, open-label, randomized trial

International immunopharmacology, 2021-08, Vol.97, p.1

2021

Volltextzugriff (PDF)

Research on Modeling of cement denitrification under typical working conditions

2018 IEEE 4th Information Technology and Mechatronics Engineering Conference (ITOEC), 2018, p.75-81

2018

Volltextzugriff (PDF)

1 – 25 von 25

Suche als RSS-Feed

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(10)
Mit Volltextzugriff
(20)

Publikationsform

Sprache

Englisch
(25)

Erscheinungsjahr

n.n

Thema

Science & Technology
(13)
Engineering
(11)
Technology
(11)
Engineering, Electrical & Electronic
(10)
Circuits
(9)
Cmos Technology
(9)
Clocks
(8)
Phase Noise
(8)
Frequency Synthesizers
(7)
Jitter
(7)
Phase Locked Loops
(6)
Delay
(4)
Frequency Measurement
(4)
Charge Pumps
(3)
Computer Science
(3)
Detectors
(3)
Frequency Conversion
(3)
Signal Generators
(3)
Timing Jitter
(3)
Voltage-Controlled Oscillators
(3)

15 weitere anzeigen...

Weniger anzeigen...

Menü

Weitere Dienste

Einstellungen

A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for Spur Reduction

A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 Application

A 4GHz Low Complexity ADPLL-based Frequency Synthesizer in 90nm CMOS

A Gigahertz Cyclic Injection DLL Clock Generator with an Infinite Acquisition Range

A 3.3 GHz LC-based digitally controlled oscillator with 5kHz frequency resolution

A CDR with a digital threshold decision technique and a cyclic reference injected DLL frequency multiplier with a period error compensation loop

A CDR with a digital threshold decision technique and a cyclic reference injected DLL frequency multiplier with a period error compensation loop

Reduced in-lock error DLL-based clock synthesiser with novel charge pump phase comparator

A 2.5 Gb/s, Low Power Clock and Data Recovery Circuit

A Timing Jitter Reduction Technique in a Cyclic Injection Clock Multiplier for Data Communication System

A Low Phase Noise Dll Clock Generator with a Programmable Dynamic Frequency Divider

An eye detection technique for clock and data recovery applications

Noise, spur characteristics and in-lock error reduction of DLL-based frequency synthesizers

Reduced in-lock error DLL-based clock synthesiser with novel charge pump phase comparator

A DLL-based frequency synthesizer

A delay-locked frequency synthesizer with low phase noise performance

Event-Driven Modeling and Simulation of an Digital PLL

A -107dBe, 10kHz carrier offset 2-GHz DLL-based frequency synthesizer

Sphere equivalence, Property H, and Banach expanders

Favipiravir in the treatment of patients with SARS-CoV-2 RNA recurrent positive after discharge: A multicenter, open-label, randomized trial

Enhancing interface adaptability of open architecture products

Cause Analysis and Suggestion on Corrosion Leakage of Pipe in Atmospheric and Vacuum Pressure Unit

Long-term Pegylated GH for Children With GH Deficiency: A Large, Prospective, Real-world Study

Favipiravir in the treatment of patients with SARS-CoV-2 RNA recurrent positive after discharge: A multicenter, open-label, randomized trial

Research on Modeling of cement denitrification under typical working conditions

Suchergebnisse filtern