UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

Highly Efficient Test Architecture for Low-Power AI Accelerators

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-08, Vol.41 (8), p.2728-2738

2022

Volltextzugriff (PDF)

Time-Multiplexed 1687-Network for Test Cost Reduction

IEEE transactions on computer-aided design of integrated circuits and systems, 2018-08, Vol.37 (8), p.1681-1691

2018

Volltextzugriff (PDF)

Dynamical Pseudo-Random Number Generator Using Reinforcement Learning

Applied sciences, 2022-04, Vol.12 (7), p.3377

2022

Volltextzugriff (PDF)

Fictional IR and imagination: Advancing narrative approaches

Review of international studies, 2015-04, Vol.41 (2), p.361-381

PARK-KANG, SUNGJU

2015

Volltextzugriff (PDF)

Test Architecture for Systolic Array of Edge-Based AI Accelerator

IEEE access, 2021, Vol.9, p.96700-96710

2021

Volltextzugriff (PDF)

VisionAI - Human Eye Fundus Screening System Based on AI Deep Learning Technology

Journal of student research (Houston, Tex.), 2023-02, Vol.12 (1)

Park, Sungju

2023

Volltextzugriff (PDF)

An Improved LDPC ECC based on System Level Reprogramming for MLC NAND Flash

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20(1), 91, pp.63-75

2020

Volltextzugriff (PDF)

CAN-Based Aging Monitoring Technique for Automotive ASICs With Efficient Soft Error Resilience

IEEE access, 2020, Vol.8, p.22400-22410

2020

Volltextzugriff (PDF)

Fictional International Relations: Gender, pain and truth

Park-Kang, Sungju

1, 2014

Volltextzugriff (PDF)

Efficient Low-power Scan Test Method based on Exclusive Scan and Scan Chain Reordering

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20(4), 94, pp.390-404

2020

Volltextzugriff (PDF)

An Efficient SoC Test Technique by Reusing On/Off-Chip Bus Bridge

IEEE transactions on circuits and systems. I, Regular papers, 2009-03, Vol.56 (3), p.554-565

2009

Volltextzugriff (PDF)

On-Chip Support for NoC-Based SoC Debugging

IEEE transactions on circuits and systems. I, Regular papers, 2010-07, Vol.57 (7), p.1608-1617

2010

Volltextzugriff (PDF)

Material Property-Estimate Technique Based on Natural Frequency for Updating Finite Element Model of Orthotropic Beams

한국해양공학회지, 2020, 34(6), 157, pp.481-488

2020

Volltextzugriff (PDF)

Time Division Multiplexing based Test Access for Stacked ICs

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19(1), 85, pp.87-96

2019

Volltextzugriff (PDF)

Low-Cost Scan Test for IEEE-1500-Based SoC

IEEE transactions on instrumentation and measurement, 2008-05, Vol.57 (5), p.1071-1078

2008

Volltextzugriff (PDF)

Characterizing the Capacitive Crosstalk in SRAM Cells Using Negative Bit-Line Voltage Stress

IEEE transactions on instrumentation and measurement, 2012-12, Vol.61 (12), p.3259-3272

2012

Volltextzugriff (PDF)

Growth factor-expressing human neural progenitor cell grafts protect motor neurons but do not ameliorate motor performance and survival in ALS mice

Experimental and Molecular Medicine, 2009, 41(7), , pp.487-500

2009

Volltextzugriff (PDF)

Cost-efficient Chip Identification Method using Scan Flip-flop based Physically Unclonable Function

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18(2), 80, pp.218-226

2018

Volltextzugriff (PDF)

Low Power Scan Chain Reordering Method with Limited Routing Congestion for Code-based Test Data Compression

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16(5), 71, pp.582-594

2016

Volltextzugriff (PDF)

Efficient Pre-Bond Testing of TSV Defects Based on IEEE std. 1500 Wrapper Cells

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16(2), 68, pp.226-235

2016

Volltextzugriff (PDF)

Hybrid Test Data Transportation Scheme for Advanced NoC-Based SoCs

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15(1), 61, pp.85-95

2015

Volltextzugriff (PDF)

Scan-Puf: Puf Elements Selection Methods for Viable IC Identification

2015 IEEE 24th Asian Test Symposium (ATS), 2015, p.121-126

2015

Volltextzugriff (PDF)

A Scan Cell Design for Scan-Based Debugging of an SoC With Multiple Clock Domains

IEEE transactions on circuits and systems. II, Express briefs, 2010-07, Vol.57 (7), p.561-565

2010

Volltextzugriff (PDF)

Efficient Interconnect Test Patterns for Crosstalk and Static Faults

IEEE transactions on computer-aided design of integrated circuits and systems, 2006-11, Vol.25 (11), p.2605-2608

2006

Volltextzugriff (PDF)

Comparative study of effects of language instruction program using intelligence robot and multimedia on linguistic ability of young children

RO-MAN 2008 - The 17th IEEE International Symposium on Robot and Human Interactive Communication, 2008, p.187-192

2008

Volltextzugriff (PDF)

1 – 25 von 243

Menü

Weitere Dienste

Einstellungen

Highly Efficient Test Architecture for Low-Power AI Accelerators

Time-Multiplexed 1687-Network for Test Cost Reduction

Dynamical Pseudo-Random Number Generator Using Reinforcement Learning

Fictional IR and imagination: Advancing narrative approaches

Test Architecture for Systolic Array of Edge-Based AI Accelerator

VisionAI - Human Eye Fundus Screening System Based on AI Deep Learning Technology

An Improved LDPC ECC based on System Level Reprogramming for MLC NAND Flash

CAN-Based Aging Monitoring Technique for Automotive ASICs With Efficient Soft Error Resilience

Fictional International Relations: Gender, pain and truth

Efficient Low-power Scan Test Method based on Exclusive Scan and Scan Chain Reordering

An Efficient SoC Test Technique by Reusing On/Off-Chip Bus Bridge

On-Chip Support for NoC-Based SoC Debugging

Material Property-Estimate Technique Based on Natural Frequency for Updating Finite Element Model of Orthotropic Beams

Time Division Multiplexing based Test Access for Stacked ICs

Low-Cost Scan Test for IEEE-1500-Based SoC

Characterizing the Capacitive Crosstalk in SRAM Cells Using Negative Bit-Line Voltage Stress

Growth factor-expressing human neural progenitor cell grafts protect motor neurons but do not ameliorate motor performance and survival in ALS mice

Cost-efficient Chip Identification Method using Scan Flip-flop based Physically Unclonable Function

Low Power Scan Chain Reordering Method with Limited Routing Congestion for Code-based Test Data Compression

Efficient Pre-Bond Testing of TSV Defects Based on IEEE std. 1500 Wrapper Cells

Hybrid Test Data Transportation Scheme for Advanced NoC-Based SoCs

Scan-Puf: Puf Elements Selection Methods for Viable IC Identification

A Scan Cell Design for Scan-Based Debugging of an SoC With Multiple Clock Domains

Efficient Interconnect Test Patterns for Crosstalk and Static Faults

Comparative study of effects of language instruction program using intelligence robot and multimedia on linguistic ability of young children

Suchergebnisse filtern