UB Paderborn / Katalog / Suche / in CDI

1 – 22 von 22

Sortiert nach

Hypospadias in two cats - case report

Arquivo brasileiro de medicina veterinária e zootecnia, 2023-03, Vol.75 (2), p.232-236

2023

Volltextzugriff (PDF)

Evaluation of polymorphic variants in apoptotic genes and their role in susceptibility and clinical progression to systemic lupus erythematosus

Lupus, 2017-06, Vol.26 (7), p.746-755

2017

Volltextzugriff (PDF)

Vitrification of Rattus norvegicus immature cumulus-oocyte complexes using hyaluronic acid

In vitro cellular & developmental biology. Animal, 2015-11, Vol.51 (10), p.995-1002

2015

Volltextzugriff (PDF)

Ediacaran tectographs from the Itajaí Basin: A cautionary tale from the Precambrian

Precambrian research, 2024-04, Vol.403, p.107307, Article 107307

2024

Volltextzugriff (PDF)

Mineral content and bioactive compounds in cactus cladodes varieties

Arquivo brasileiro de medicina veterinária e zootecnia, 2024-01, Vol.76 (1), p.167-171

2024

Volltextzugriff (PDF)

Power-Efficient Approximate Newton–Raphson Integer Divider Applied to NLMS Adaptive Filter for High-Quality Interference Cancelling

Circuits, systems, and signal processing, 2020-11, Vol.39 (11), p.5729-5757

2020

Volltextzugriff (PDF)

Low‐power fast Fourier transform hardware architecture combining a split‐radix butterfly and efficient adder compressors

Chronic diseases and translational medicine, 2021-05, Vol.15 (3), p.230-240

2021

Volltextzugriff (PDF)

A Framework for Crossing Temperature-Induced Timing Errors Underlying Hardware Accelerators to the Algorithm and Application Layers

IEEE transactions on computers, 2022-02, Vol.71 (2), p.349-363

2022

Volltextzugriff (PDF)

Exploring high-order adder compressors for power reduction in sum of absolute differences architectures for real-time UHD video encoding

Journal of real-time image processing, 2020-10, Vol.17 (5), p.1735-1754

2020

Volltextzugriff (PDF)

Maximizing Side Channel Attack-Resistance and Energy-Efficiency of the STTL Combining Multi-Vt Transistors with Current and Capacitance Balancing

2019 IEEE International Symposium on Circuits and Systems (ISCAS), 2019, p.1-5

2019

Volltextzugriff (PDF)

Optimizing the Montgomery Modular Multiplier for a Power- and Area-Efficient Hardware Architecture

2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), 2020, p.1084-1087

2020

Volltextzugriff (PDF)

Cão naturalmente infectado por Trypanosoma evansi em Santa Maria, RS, Brasil

Ciência rural, 2007-02, Vol.37 (1), p.288-291

2007

Volltextzugriff (PDF)

Exploring Efficient Adder Compressors for Power-Efficient Sum of Squared Differences Design

2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2020, p.1-4

2020

Volltextzugriff (PDF)

Framework-based arithmetic core generation to explore ASIC-based parallel binary multipliers

2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2017, p.478-481

2017

Volltextzugriff (PDF)

Maximizing the Power-Efficiency of the Approximate Pruned Modified Rounded DCT Exploiting Approximate Adder Compressors

2019 17th IEEE International New Circuits and Systems Conference (NEWCAS), 2019, p.1-4

2019

Volltextzugriff (PDF)

An Efficient N-bit 8-2 Adder Compressor with a Constant Internal Carry Propagation Delay

2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS), 2020, p.1-4

2020

Volltextzugriff (PDF)

Low-Power HEVC 8-point 2-D Discrete Cosine Transform Hardware Using Adder Compressors

2018 16th IEEE International New Circuits and Systems Conference (NEWCAS), 2018, p.309-312

2018

Volltextzugriff (PDF)

Exploring Motion Vector Cost with Partial Distortion Elimination in Sum of Absolute Differences for HEVC Integer Motion Estimation

2019 17th IEEE International New Circuits and Systems Conference (NEWCAS), 2019, p.1-4

2019

Volltextzugriff (PDF)

Physical implementation of an ASIC-oriented SRAM-based viterbi decoder

2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2017, p.526-529

2017

Volltextzugriff (PDF)

Using efficient adder compressors with a split-radix butterfly hardware architecture for low-power IoT smart sensors

2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2017, p.486-489

2017

Volltextzugriff (PDF)

A power-predictive environment for fast and power-aware ASIC-based FIR filter design

2017 30th Symposium on Integrated Circuits and Systems Design (SBCCI), 2017, p.168-173

2017

Volltextzugriff (PDF)

Rio Grande do Sul Workshop [IEEE CASSW 2021-The 11th IEEE CASS]

IEEE circuits and systems magazine (New York, N.Y. 2001), 2022-01, Vol.22 (4), p.68-72

2022

Volltextzugriff (PDF)

1 – 22 von 22

Suche als RSS-Feed

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(10)
Mit Volltextzugriff
(19)

Publikationsform

Sprache

Englisch
(21)
Portugiesisch
(2)

Erscheinungsjahr

n.n

Thema

Science & Technology
(19)
Technology
(15)
Engineering
(14)
Engineering, Electrical & Electronic
(14)
Adders
(6)
Hardware
(6)
Asic
(5)
Compressors
(5)
Computer Architecture
(5)
Algorithms
(4)
Computer Science
(4)
Life Sciences & Biomedicine
(4)
Low-Power
(4)
Power Dissipation
(4)
Adder Compressors
(3)
Circuit Design
(3)
Energy Consumption
(3)
Hevc
(3)
Logic Gates
(3)
Adding Circuits
(2)

15 weitere anzeigen...

Weniger anzeigen...

Menü

Weitere Dienste

Einstellungen

Hypospadias in two cats - case report

Evaluation of polymorphic variants in apoptotic genes and their role in susceptibility and clinical progression to systemic lupus erythematosus

Vitrification of Rattus norvegicus immature cumulus-oocyte complexes using hyaluronic acid

Ediacaran tectographs from the Itajaí Basin: A cautionary tale from the Precambrian

Mineral content and bioactive compounds in cactus cladodes varieties

Power-Efficient Approximate Newton–Raphson Integer Divider Applied to NLMS Adaptive Filter for High-Quality Interference Cancelling

Low‐power fast Fourier transform hardware architecture combining a split‐radix butterfly and efficient adder compressors

A Framework for Crossing Temperature-Induced Timing Errors Underlying Hardware Accelerators to the Algorithm and Application Layers

Exploring high-order adder compressors for power reduction in sum of absolute differences architectures for real-time UHD video encoding

Maximizing Side Channel Attack-Resistance and Energy-Efficiency of the STTL Combining Multi-Vt Transistors with Current and Capacitance Balancing

Optimizing the Montgomery Modular Multiplier for a Power- and Area-Efficient Hardware Architecture

Cão naturalmente infectado por Trypanosoma evansi em Santa Maria, RS, Brasil

Exploring Efficient Adder Compressors for Power-Efficient Sum of Squared Differences Design

Framework-based arithmetic core generation to explore ASIC-based parallel binary multipliers

Maximizing the Power-Efficiency of the Approximate Pruned Modified Rounded DCT Exploiting Approximate Adder Compressors

An Efficient N-bit 8-2 Adder Compressor with a Constant Internal Carry Propagation Delay

Low-Power HEVC 8-point 2-D Discrete Cosine Transform Hardware Using Adder Compressors

Exploring Motion Vector Cost with Partial Distortion Elimination in Sum of Absolute Differences for HEVC Integer Motion Estimation

Physical implementation of an ASIC-oriented SRAM-based viterbi decoder

Using efficient adder compressors with a split-radix butterfly hardware architecture for low-power IoT smart sensors

A power-predictive environment for fast and power-aware ASIC-based FIR filter design

Rio Grande do Sul Workshop [IEEE CASSW 2021-The 11th IEEE CASS]

Suchergebnisse filtern