UB Paderborn / Katalog / Suche / in CDI

Design of energy-efficient and robust ternary circuits for nanotechnology

IET circuits, devices & systems, 2011-07, Vol.5 (4), p.285-296

2011

Volltextzugriff (PDF)

Arithmetic Circuits of Redundant SUT-RNS

IEEE transactions on instrumentation and measurement, 2009-09, Vol.58 (9), p.2959-2968

2009

Volltextzugriff (PDF)

High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder

Nanoscale research letters, 2010-03, Vol.5 (5), p.859-862

2010

Volltextzugriff (PDF)

Robust fuzzy SRAM for accurate and ultra-low-power MVL and fuzzy logic applications

Electronics letters, 2016-12, Vol.52 (25), p.2032-2034

2016

Volltextzugriff (PDF)

A Novel Robust QCA Full-adder

Procedia materials science, 2015, Vol.11, p.376-380

2015

Volltextzugriff (PDF)

Dramatically Low-Transistor-Count High-Speed Ternary Adders

2013 IEEE 43rd International Symposium on Multiple-Valued Logic, 2013, p.170-175

2013

Volltextzugriff (PDF)

Modeling the effects of hot-spot traffic load on the performance of wormhole-switched hypermeshes

Computers & electrical engineering, 2011, Vol.37 (1), p.1-23

2011

Volltextzugriff (PDF)

Performance analysis and simulation of two different architectures of (6:3) and (7:3) compressors based on carbon Nano-Tube Field Effect Transistors

2013 IEEE 5th International Nanoelectronics Conference (INEC), 2013, p.322-325

2013

Volltextzugriff (PDF)

A New Moduli Set for Residue Number System in Ternary Valued Logic

Journal of applied sciences (Asian Network for Scientific Information), 2007-11, Vol.7 (23), p.3729-3735

2007

Volltextzugriff (PDF)

High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder

Nanoscale research letters, 2010-03, Vol.5 (5), p.859-862

2010

Volltextzugriff (PDF)

Wait for it…performance anticipation reduces recognition memory

Journal of memory and language, 2019-12, Vol.109, p.104050, Article 104050

2019

Volltextzugriff (PDF)

How to Teach Residue Number System to Computer Scientists and Engineers

IEEE transactions on education, 2011-02, Vol.54 (1), p.156-163

2011

Volltextzugriff (PDF)

All optical fan out able half adder circuit based on nonlinear directional coupler

Optik (Stuttgart), 2017-07, Vol.141, p.114-123

2017

Volltextzugriff (PDF)

Novel ensemble method for the prediction of response to fluvoxamine treatment of obsessive-compulsive disorder

Neuropsychiatric disease and treatment, 2018-01, Vol.14, p.2027-2038

2018

Volltextzugriff (PDF)

A new high dynamic range moduli set with efficient reverse converter

Computers & mathematics with applications (1987), 2008-02, Vol.55 (4), p.660-668

2008

Volltextzugriff (PDF)

Fluvoxamine treatment response prediction in obsessive-compulsive disorder: association rule mining approach

Neuropsychiatric disease and treatment, 2019-01, Vol.15, p.895-904

2019

Volltextzugriff (PDF)

Design of a Low-Voltage High-Speed Switched-Capacitor Filters Using Improved Auto Zeroed Integrator

Neural computation, 2008-09, Vol.20 (9), p.1771-1775

2008

Volltextzugriff (PDF)

Cellular learning automata based evolutionary computing (CLA-EC) for intrinsic hardware evolution

2005 NASA/DoD Conference on Evolvable Hardware (EH'05), 2005, p.294-297

2005

Volltextzugriff (PDF)

A new four-modulus RNS to binary converter

2010 IEEE International Symposium on Circuits and Systems (ISCAS), 2010, p.4161-4164

2010

Volltextzugriff (PDF)

A new low power full adder cell in CMOS inverter

2010 International Conference on Intelligent and Advanced Systems, 2010, p.1-5

2010

Volltextzugriff (PDF)

Design of a Low-Voltage High-Speed Switched-Capacitor Filters Using Improved Auto Zeroed Integrator

Journal of applied sciences (Asian Network for Scientific Information), 2008-04, Vol.8 (9), p.1771-1775

2008

Volltextzugriff (PDF)

Task Priority Based Application Mapping Algorithm for 3-D Mesh Network on Chip

Journal of communication and computer, 2010-12, Vol.7 (12), p.14-20

2010

Volltextzugriff (PDF)

From multivalued current mode CMOS circuits to efficient voltage mode CMOS arithmetic operators

Proceedings 25th International Symposium on Multiple-Valued Logic, 1995, p.58-63

1995

Volltextzugriff (PDF)

Performance of CMOS current mode full adders

Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94), 1994, p.27-34

1994

Volltextzugriff (PDF)

A Novel CMOS Full Adder

20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007, p.303-307

2007

Volltextzugriff (PDF)

Menü

Weitere Dienste

Einstellungen

Design of energy-efficient and robust ternary circuits for nanotechnology

Arithmetic Circuits of Redundant SUT-RNS

High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder

Robust fuzzy SRAM for accurate and ultra-low-power MVL and fuzzy logic applications

A Novel Robust QCA Full-adder

Dramatically Low-Transistor-Count High-Speed Ternary Adders

Modeling the effects of hot-spot traffic load on the performance of wormhole-switched hypermeshes

Performance analysis and simulation of two different architectures of (6:3) and (7:3) compressors based on carbon Nano-Tube Field Effect Transistors

A New Moduli Set for Residue Number System in Ternary Valued Logic

High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder

Wait for it…performance anticipation reduces recognition memory

How to Teach Residue Number System to Computer Scientists and Engineers

All optical fan out able half adder circuit based on nonlinear directional coupler

Novel ensemble method for the prediction of response to fluvoxamine treatment of obsessive-compulsive disorder

A new high dynamic range moduli set with efficient reverse converter

Fluvoxamine treatment response prediction in obsessive-compulsive disorder: association rule mining approach

Design of a Low-Voltage High-Speed Switched-Capacitor Filters Using Improved Auto Zeroed Integrator

Cellular learning automata based evolutionary computing (CLA-EC) for intrinsic hardware evolution

A new four-modulus RNS to binary converter

A new low power full adder cell in CMOS inverter

Design of a Low-Voltage High-Speed Switched-Capacitor Filters Using Improved Auto Zeroed Integrator

Task Priority Based Application Mapping Algorithm for 3-D Mesh Network on Chip

From multivalued current mode CMOS circuits to efficient voltage mode CMOS arithmetic operators

Performance of CMOS current mode full adders

A Novel CMOS Full Adder

Suchergebnisse filtern