UB Paderborn / Katalog / Suche / in CDI

Proceedings of the IEEE 6th Circuits and Systems Symposium on Emerging Technologies: Frontiers of Mobile and Wireless Communication (IEEE Cat. No.04EX710), 2004, Vol.1, p.85-88 Vol.1

2004

Link zum Volltext
IEEE_Xplore

Conservative Parallel Simulation of a Large Number of Processes

Simulation (San Diego, Calif.), 1999-03, Vol.72 (3), p.150-162

1999

Link zum Volltext

Verfügbarkeit prüfen

Efficient parallel timing simulation of synchronous models on networks of workstations

Journal of systems architecture, 2001-06, Vol.47 (6), p.517-528

2001

Link zum Volltext

Verfügbarkeit prüfen

On optimizing power and crosstalk for bus coupling capacitance using genetic algorithms

2003 IEEE International Symposium on Circuits and Systems (ISCAS), 2003, Vol.5, p.V-V

2003

Link zum Volltext
IEEE_Xplore

Energy analysis of bipartition architecture for pipelined circuits

Asia-Pacific Conference on Circuits and Systems, 2002, Vol.2, p.7-11 vol.2

2002

Link zum Volltext
IEEE_Xplore

Structured Learning of Component Dependencies in AmI Systems

2008 IEEE/WIC/ACM International Conference on Web Intelligence and Intelligent Agent Technology, 2008, Vol.2, p.118-124

2008

Link zum Volltext
IEEE_Xplore

Menü

Weitere Dienste

Einstellungen

Knetex – Development of a textile-integrated sensor system for feedback-supported rehabilitation after surgery of the anterior cruciate ligament

KneTex – Improvements to a textile-integrated sensor system for feedback-supported rehabilitation after ACL surgery

A service gateway for networked sensor systems

Simultaneously optimizing crosstalk and power for instruction bus coupling capacitance using wire pairing

Parallel VHDL simulation

Empowering People with Disabilities Using Urban Public Transport

An efficient algorithm for simultaneous wire permutation, inversion, and spacing

ENPCO: an entropy-based partition-codec algorithm to reduce power for bipartition-codec architecture in pipelined circuits

A Cache Design for a Security Architecture for Microprocessors (SAM)

On an on-line scheduling problem for parallel jobs

Hybrid parallel circuit simulation approaches

Multimedia ASIP SoC codesign based on multicriteria optimization

Parallel VHDL simulation

Power analysis of bipartition and dual-encoding architecture for pipelined circuits

Conservative parallel simulation of a large number of processes: Parallel and distributed simulation

Driver Assistance System for Pedelecs

Sensor and actuator networks - A service gateway for networked sensor systems

A data puncturing IR-scheme for type-II hybrid ARQ protocols using LDPC codes

Bipartitioning and encoding in low-power pipelined circuits

A novel type-II hybrid ARQ scheme

Conservative Parallel Simulation of a Large Number of Processes

Efficient parallel timing simulation of synchronous models on networks of workstations

On optimizing power and crosstalk for bus coupling capacitance using genetic algorithms

Energy analysis of bipartition architecture for pipelined circuits

Structured Learning of Component Dependencies in AmI Systems

Suchergebnisse filtern