UB Paderborn / Katalog / Suche / in CDI

Quantum QR decomposition in the computational basis

Quantum information processing, 2020-08, Vol.19 (8), Article 271

2020

Volltextzugriff (PDF)

Quantum Radon Transforms and Their Applications

IEEE transactions on quantum engineering, 2022, Vol.3, p.1-16

2022

Volltextzugriff (PDF)

Enhanced enterprise-student matching with meta-path based graph neural network

Journal of King Saud University. Computer and information sciences, 2024-07, Vol.36 (6), p.102116, Article 102116

2024

Volltextzugriff (PDF)

Great-length wavelets on quantum computing platform: Applications and fast approximations

Signal processing, 2024-07, Vol.220, p.109472, Article 109472

2024

Volltextzugriff (PDF)

Quaternion Ridgelet Transform and Curvelet Transform

Advances in applied Clifford algebras, 2018-09, Vol.28 (4), p.1-21, Article 80

2018

Volltextzugriff (PDF)

Interconnect crosstalk noise evaluation in deep-submicron technologies

Microelectronics and reliability, 2009-02, Vol.49 (2), p.170-177

2009

Volltextzugriff (PDF)

Quaternion-Valued Smooth Compactly Supported Orthogonal Wavelets with Symmetry

Advances in applied Clifford algebras, 2019-04, Vol.29 (2), p.1-19, Article 28

2019

Volltextzugriff (PDF)

Formal verification of high-level data-flow synthesis designs using relational modeling and symbolic computation

Integration (Amsterdam), 2010, Vol.43 (1), p.101-112

2010

Volltextzugriff (PDF)

Web-Based Cooperative Design for SoC and Improved Architecture Exploration Algorithm

Advanced Web and Network Technologies, and Applications, 2006, p.1021-1028

2006

Volltextzugriff (PDF)

Multilinear Localization Operators Associated to Quaternion Fourier Transforms

Pseudo-Differential Operators: Groups, Geometry and Applications, 2017, p.107-118

2017

Volltextzugriff (PDF)

Abstraction of word-level polynomial function from waveform polynomial descriptions

2007 7th International Conference on ASIC, 2007, p.1257-1260

2007

Volltextzugriff (PDF)

An improved high level test synthesis algorithm

2007 7th International Conference on ASIC, 2007, p.982-985

2007

Volltextzugriff (PDF)

Hierarchical Timing Analysis Considering Global False Coupling Interaction

IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics, 2006, p.4072-4075

2006

Volltextzugriff (PDF)

A new resource constrained scheduling method based on dynamic combination of genetic algorithm and ant algorithm

2007 7th International Conference on ASIC, 2007, p.1182-1185

2007

Volltextzugriff (PDF)

Mapping of Irregular IP onto NoC Architecture with Optimal Energy Consumption

Tsinghua science and technology, 2007-07, Vol.12 (S1), p.146-149

2007

Volltextzugriff (PDF)

Investigation and evaluation of optimal registration for medical CT images

2010 3rd International Congress on Image and Signal Processing, 2010, Vol.6, p.2794-2797

2010

Volltextzugriff (PDF)

Variable Topology Cartesian Genetic Programming for Combinational Circuit

2008 Fourth International Conference on Natural Computation, 2008, Vol.7, p.306-310

2008

Volltextzugriff (PDF)

Hybrid SAT Solver Considering Circuit Observability

2008 The 9th International Conference for Young Computer Scientists, 2008, p.65-70

2008

Volltextzugriff (PDF)

A Novel Method for All Solutions SAT Problem

2008 Ninth ACIS International Conference on Software Engineering, Artificial Intelligence, Networking, and Parallel/Distributed Computing, 2008, p.41-45

2008

Volltextzugriff (PDF)

Verification of Circuits Including Black Box Based on TED

2007 10th IEEE International Conference on Computer-Aided Design and Computer Graphics, 2007, p.561-564

2007

Volltextzugriff (PDF)

Process Algebra Based SoC Test Scheduling for Test Time Minimization

2008 IEEE Computer Society Annual Symposium on VLSI, 2008, p.134-138

2008

Volltextzugriff (PDF)

A New Model KTDG and High Level Exploring Algorithm

2007 2nd IEEE Conference on Industrial Electronics and Applications, 2007, p.1701-1705

2007

Volltextzugriff (PDF)

Global False Coupling Interaction-Aware Hierarchical Timing Analysis

2006 International Conference on Computer Engineering and Systems, 2006, p.3-6

2006

Volltextzugriff (PDF)

A symbolic methodology for formal verification of high-level data-flow synthesis

2008 9th International Conference on Solid-State and Integrated-Circuit Technology, 2008, p.2353-2356

2008

Volltextzugriff (PDF)

An improved all-solution SAT solver

2008 9th International Conference on Solid-State and Integrated-Circuit Technology, 2008, p.2260-2263

2008

Volltextzugriff (PDF)

Menü

Weitere Dienste

Einstellungen

Quantum QR decomposition in the computational basis

Quantum Radon Transforms and Their Applications

Enhanced enterprise-student matching with meta-path based graph neural network

Great-length wavelets on quantum computing platform: Applications and fast approximations

Quaternion Ridgelet Transform and Curvelet Transform

Interconnect crosstalk noise evaluation in deep-submicron technologies

Quaternion-Valued Smooth Compactly Supported Orthogonal Wavelets with Symmetry

Formal verification of high-level data-flow synthesis designs using relational modeling and symbolic computation

Web-Based Cooperative Design for SoC and Improved Architecture Exploration Algorithm

Multilinear Localization Operators Associated to Quaternion Fourier Transforms

Abstraction of word-level polynomial function from waveform polynomial descriptions

An improved high level test synthesis algorithm

Hierarchical Timing Analysis Considering Global False Coupling Interaction

A new resource constrained scheduling method based on dynamic combination of genetic algorithm and ant algorithm

Mapping of Irregular IP onto NoC Architecture with Optimal Energy Consumption

Investigation and evaluation of optimal registration for medical CT images

Variable Topology Cartesian Genetic Programming for Combinational Circuit

Hybrid SAT Solver Considering Circuit Observability

A Novel Method for All Solutions SAT Problem

Verification of Circuits Including Black Box Based on TED

Process Algebra Based SoC Test Scheduling for Test Time Minimization

A New Model KTDG and High Level Exploring Algorithm

Global False Coupling Interaction-Aware Hierarchical Timing Analysis

A symbolic methodology for formal verification of high-level data-flow synthesis

An improved all-solution SAT solver

Suchergebnisse filtern