UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

Modeling of Mutual Coupling Between Planar Inductors in Wireless Power Applications

IEEE transactions on power electronics, 2014-01, Vol.29 (1), p.481-490

2014

Volltextzugriff (PDF)

Carrier Type Control of WSe2 Field-Effect Transistors by Thickness Modulation and MoO3 Layer Doping

Advanced functional materials, 2016-06, Vol.26 (23), p.4223-4230

2016

Volltextzugriff (PDF)

Analysis of Geometry-Dependent Parasitics in Multifin Double-Gate FinFETs

IEEE transactions on electron devices, 2007-04, Vol.54 (4), p.692-698

2007

Volltextzugriff (PDF)

SPICE Modeling of Double-Gate Tunnel-FETs Including Channel Transports

IEEE transactions on electron devices, 2014-02, Vol.61 (2), p.300-307

2014

Volltextzugriff (PDF)

Eight-FinFET Fully Differential SRAM Cell With Enhanced Read and Write Voltage Margins

IEEE transactions on electron devices, 2015-06, Vol.62 (6), p.2014-2021

2015

Volltextzugriff (PDF)

Editorial: Hardware implementation of spike-based neuromorphic computing and its design methodologies

Frontiers in neuroscience, 2023-01, Vol.16, p.1113983-1113983

2023

Volltextzugriff (PDF)

Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC

IEEE transactions on circuits and systems. I, Regular papers, 2008-06, Vol.55 (5), p.1392-1401

2008

Volltextzugriff (PDF)

A 140-mV Variation-Tolerant Deep Sub-Threshold SRAM in 65-nm CMOS

IEEE journal of solid-state circuits, 2017-08, Vol.52 (8), p.2215-2220

2017

Volltextzugriff (PDF)

An Analytical Charge Model for Double-Gate Tunnel FETs

IEEE transactions on electron devices, 2012-12, Vol.59 (12), p.3217-3223

2012

Volltextzugriff (PDF)

A 1.2V-to-0.4V 3.2GHz-to-14.3MHz Power-Efficient 3-Port Register File in 65-nm CMOS

IEEE transactions on circuits and systems. I, Regular papers, 2017-02, Vol.64 (2), p.360-372

2017

Volltextzugriff (PDF)

A Junctionless Nanowire Transistor With a Dual-Material Gate

IEEE transactions on electron devices, 2012-07, Vol.59 (7), p.1829-1836

2012

Volltextzugriff (PDF)

Self-driven WSe2 photodetectors enabled with asymmetrical van der Waals contact interfaces

NPJ 2D materials and applications, 2020-12, Vol.4 (1), p.1-9, Article 46

2020

Volltextzugriff (PDF)

Low voltage and high ON/OFF ratio field-effect transistors based on CVD MoS2 and ultra high-k gate dielectric PZT

Nanoscale, 2015-05, Vol.7 (19), p.8695-8700

2015

Volltextzugriff (PDF)

Doping enhanced barrier lowering in graphene-silicon junctions

Applied physics letters, 2016-06, Vol.108 (26)

2016

Volltextzugriff (PDF)

Phase change induced active metasurface devices for dynamic wavefront control

Journal of physics. D, Applied physics, 2020-05, Vol.53 (20), p.204001

2020

Volltextzugriff (PDF)

Origin of Nonideal Graphene-Silicon Schottky Junction

IEEE transactions on electron devices, 2018-05, Vol.65 (5), p.1995-2002

2018

Volltextzugriff (PDF)

A Compact Model for Double-Gate Heterojunction Tunnel FETs

IEEE transactions on electron devices, 2016-11, Vol.63 (11), p.4506-4513

2016

Volltextzugriff (PDF)

A Short Channel Double-Gate Junctionless Transistor Model Including the Dynamic Channel Boundary Effect

IEEE transactions on electron devices, 2016-12, Vol.63 (12), p.4661-4667

2016

Volltextzugriff (PDF)

A Charge-Based Model for Long-Channel Cylindrical Surrounding-Gate MOSFETs From Intrinsic Channel to Heavily Doped Body

IEEE transactions on electron devices, 2008-08, Vol.55 (8), p.2187-2194

2008

Volltextzugriff (PDF)

Doping of two-dimensional MoS2 by high energy ion implantation

Semiconductor science and technology, 2017-10, Vol.32 (12)

2017

Volltextzugriff (PDF)

Intercoupling of Cascaded Metasurfaces for Broadband Spectral Scalability

Materials, 2023-02, Vol.16 (5), p.2013

2023

Volltextzugriff (PDF)

A System-on-Chip EPC Gen-2 Passive UHF RFID Tag With Embedded Temperature Sensor

IEEE journal of solid-state circuits, 2010-11, Vol.45 (11), p.2404-2420

2010

Volltextzugriff (PDF)

Ultralow- k Dielectric With Nanotubes Assisted Vertically Aligned Cylindrical Pores

IEEE electron device letters, 2016-11, Vol.37 (11), p.1493-1496

2016

Volltextzugriff (PDF)

A 200-Channel Area-Power-Efficient Chemical and Electrical Dual-Mode Acquisition IC for the Study of Neurodegenerative Diseases

IEEE transactions on biomedical circuits and systems, 2016-06, Vol.10 (3), p.567-578

2016

Volltextzugriff (PDF)

Carbon Nanotube Contact Plug on Silicide for CMOS Compatible Interconnect

IEEE electron device letters, 2016-06, Vol.37 (6), p.793-796

2016

Volltextzugriff (PDF)

1 – 25 von 651

Suche als RSS-Feed

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(327)
Mit Volltextzugriff
(545)

Publikationsform

Sprache

Englisch
(647)
Japanisch
(1)

Erscheinungsjahr

n.n

Thema

Science & Technology
(421)
Technology
(389)
Engineering
(347)
Engineering, Electrical & Electronic
(342)
Physical Sciences
(246)
Physics
(245)
Physics, Applied
(183)
Electronics
(100)
Transistors
(100)
Exact Sciences And Technology
(95)
Applied Sciences
(92)
Mosfets
(92)
Semiconductor Electronics. Microelectronics. Optoelectronics. Solid State Devices
(89)
Physics, Condensed Matter
(87)
Materials Science
(82)
Cmos Technology
(76)
Silicon
(74)
Materials Science, Multidisciplinary
(70)
Mosfet Circuits
(70)
Logic Gates
(60)

15 weitere anzeigen...

Weniger anzeigen...

Neu hinzugefügt

... seit 90 Tagen
(1)

Menü

Weitere Dienste

Einstellungen

Modeling of Mutual Coupling Between Planar Inductors in Wireless Power Applications

Carrier Type Control of WSe2 Field-Effect Transistors by Thickness Modulation and MoO3 Layer Doping

Analysis of Geometry-Dependent Parasitics in Multifin Double-Gate FinFETs

SPICE Modeling of Double-Gate Tunnel-FETs Including Channel Transports

Eight-FinFET Fully Differential SRAM Cell With Enhanced Read and Write Voltage Margins

Editorial: Hardware implementation of spike-based neuromorphic computing and its design methodologies

Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC

A 140-mV Variation-Tolerant Deep Sub-Threshold SRAM in 65-nm CMOS

An Analytical Charge Model for Double-Gate Tunnel FETs

A 1.2V-to-0.4V 3.2GHz-to-14.3MHz Power-Efficient 3-Port Register File in 65-nm CMOS

A Junctionless Nanowire Transistor With a Dual-Material Gate

Self-driven WSe2 photodetectors enabled with asymmetrical van der Waals contact interfaces

Low voltage and high ON/OFF ratio field-effect transistors based on CVD MoS2 and ultra high-k gate dielectric PZT

Doping enhanced barrier lowering in graphene-silicon junctions

Phase change induced active metasurface devices for dynamic wavefront control

Origin of Nonideal Graphene-Silicon Schottky Junction

A Compact Model for Double-Gate Heterojunction Tunnel FETs

A Short Channel Double-Gate Junctionless Transistor Model Including the Dynamic Channel Boundary Effect

A Charge-Based Model for Long-Channel Cylindrical Surrounding-Gate MOSFETs From Intrinsic Channel to Heavily Doped Body

Doping of two-dimensional MoS2 by high energy ion implantation

Intercoupling of Cascaded Metasurfaces for Broadband Spectral Scalability

A System-on-Chip EPC Gen-2 Passive UHF RFID Tag With Embedded Temperature Sensor

Ultralow- k Dielectric With Nanotubes Assisted Vertically Aligned Cylindrical Pores

A 200-Channel Area-Power-Efficient Chemical and Electrical Dual-Mode Acquisition IC for the Study of Neurodegenerative Diseases

Carbon Nanotube Contact Plug on Silicide for CMOS Compatible Interconnect

Suchergebnisse filtern