UB Paderborn / Katalog / Suche / in CDI

1 – 25 von 38

Sortiert nach

A 5-GHz Mesh Interconnect for a Teraflops Processor

IEEE MICRO, 2007-09, Vol.27 (5), p.51-61

2007

Volltextzugriff (PDF)

Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives

IEEE transactions on computer-aided design of integrated circuits and systems, 2009-01, Vol.28 (1), p.3-21

2009

Volltextzugriff (PDF)

An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS

IEEE journal of solid-state circuits, 2008-01, Vol.43 (1), p.29-41

2008

Volltextzugriff (PDF)

A TCP offload accelerator for 10 Gb/s Ethernet in 90-nm CMOS

IEEE journal of solid-state circuits, 2003-11, Vol.38 (11), p.1866-1875

2003

Volltextzugriff (PDF)

A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS

2010 IEEE International Solid-State Circuits Conference - (ISSCC), 2010, p.108-109

2010

Volltextzugriff (PDF)

Abstraction techniques for validation coverage analysis and test generation

IEEE transactions on computers, 1998-01, Vol.47 (1), p.2-14

1998

Volltextzugriff (PDF)

A 6.2-GFlops Floating-Point Multiply-Accumulator With Conditional Normalization

IEEE journal of solid-state circuits, 2006-10, Vol.41 (10), p.2314-2323

2006

Volltextzugriff (PDF)

Ultra-low voltage circuits and processor in 180nm to 90nm technologies with a swapped-body biasing technique

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519), 2004, p.156-518 Vol.1

First edition, 2004

Volltextzugriff (PDF)

A 2 Tb/s 6 \,\times\, 4 Mesh Network for a Single-Chip Cloud Computer With DVFS in 45 nm CMOS

IEEE journal of solid-state circuits, 2011-04, Vol.46 (4), p.757-766

2011

Volltextzugriff (PDF)

Automatic verification of implementations of large circuits against HDL specifications

IEEE transactions on computer-aided design of integrated circuits and systems, 1997-03, Vol.16 (3), p.217-228

1997

Volltextzugriff (PDF)

A Reconfigurable On-die Traffic Generator in 45nm CMOS for a 48 iA-32 Core Network-on-Chip

2012 25th International Conference on VLSI Design, 2012, p.292-297

2012

Volltextzugriff (PDF)

Probabilistic evaluation of online checks in fault-tolerant multiprocessor systems

IEEE transactions on computers, 1992-05, Vol.41 (5), p.532-541

1992

Volltextzugriff (PDF)

Abstraction techniques for validation coverage analysis and test generation: Dependability of computing systems

IEEE transactions on computers, 1998, Vol.47 (1), p.2-14

1998

Volltextzugriff (PDF)

A 2Tb/s 6×4 mesh network with DVFS and 2.3Tb/s/W router in 45nm CMOS

2010 Symposium on VLSI Circuits, 2010, p.79-80

2010

Volltextzugriff (PDF)

A 5 GHz floating point multiply-accumulator in 90 nm dual V/sub T/ CMOS

2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC, 2003, p.334-497 vol.1

2003

Volltextzugriff (PDF)

A 10GHz TCP offload accelerator for 10Gb/s Ethernet in 90nm dual-V/sub T/ CMOS

2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC, 2003, p.258-492 vol.1

2003

Volltextzugriff (PDF)

Automated verification of temporal properties specified as state machines in VHDL

Great Lakes Symposium on VLSI: Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95); 16-18 Mar. 1995, 1995, p.100-105

1995

Volltextzugriff (PDF)

Verification of transient response of linear analog circuits

Proceedings 13th IEEE VLSI Test Symposium, 1995, p.42-47

1995

Volltextzugriff (PDF)

Probabilistic evaluation of on-line checks in fault-tolerant multiprocessor systems: Fault-tolerant computing

IEEE transactions on computers, 1992, Vol.41 (5), p.532-541

1992

Volltextzugriff (PDF)

Verification of all circuits in a floating-point unit using word-level model checking

Formal Methods in Computer-Aided Design, 1996, p.19-33

1996

Volltextzugriff (PDF)

Automatic extraction of the control flow machine and application to evaluating coverage of verification vectors

Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors, 1995, p.532-537

1995

Volltextzugriff (PDF)

Coverage estimation for symbolic model checking

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 1999, p.300-305

1999

Volltextzugriff (PDF)

A unified framework for design validation and manufacturing test

Proceedings International Test Conference 1996. Test and Design Validity, 1996, p.875-884

1996

Volltextzugriff (PDF)

A 48-YEAR-OLD WOMAN WITH A SPICULATED LUNG NODULE

Chest, 2022-10, Vol.162 (4), p.A1840-A1840

2022

Volltextzugriff (PDF)

Comparing two classification schemes for seizures and epilepsy in rural China

European journal of neurology, 2019-03, Vol.26 (3), p.422-427

2019

Volltextzugriff (PDF)

1 – 25 von 38

Suche als RSS-Feed

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(25)
Mit Volltextzugriff
(38)

Publikationsform

Sprache

Erscheinungsjahr

n.n

Thema

Science & Technology
(20)
Technology
(14)
Engineering
(11)
Engineering, Electrical & Electronic
(10)
Computer Science
(9)
Computer Science, Hardware & Architecture
(8)
Applied Sciences
(7)
Exact Sciences And Technology
(7)
Life Sciences & Biomedicine
(7)
Humans
(6)
Circuit Simulation
(5)
Electronics
(5)
Jacobian Matrices
(5)
Microprocessors
(5)
Automata
(4)
Circuits
(4)
Cmos Digital Integrated Circuits
(4)
Formal Verification
(4)
Hardware
(4)
Hardware Design Languages
(4)

15 weitere anzeigen...

Weniger anzeigen...

Menü

Weitere Dienste

Einstellungen

A 5-GHz Mesh Interconnect for a Teraflops Processor

Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives

An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS

A TCP offload accelerator for 10 Gb/s Ethernet in 90-nm CMOS

A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS

Abstraction techniques for validation coverage analysis and test generation

A 6.2-GFlops Floating-Point Multiply-Accumulator With Conditional Normalization

Ultra-low voltage circuits and processor in 180nm to 90nm technologies with a swapped-body biasing technique

A 2 Tb/s 6 \,\times\, 4 Mesh Network for a Single-Chip Cloud Computer With DVFS in 45 nm CMOS

Automatic verification of implementations of large circuits against HDL specifications

A Reconfigurable On-die Traffic Generator in 45nm CMOS for a 48 iA-32 Core Network-on-Chip

Probabilistic evaluation of online checks in fault-tolerant multiprocessor systems

Abstraction techniques for validation coverage analysis and test generation: Dependability of computing systems

A 2Tb/s 6×4 mesh network with DVFS and 2.3Tb/s/W router in 45nm CMOS

A 5 GHz floating point multiply-accumulator in 90 nm dual V/sub T/ CMOS

A 10GHz TCP offload accelerator for 10Gb/s Ethernet in 90nm dual-V/sub T/ CMOS

Automated verification of temporal properties specified as state machines in VHDL

Verification of transient response of linear analog circuits

Probabilistic evaluation of on-line checks in fault-tolerant multiprocessor systems: Fault-tolerant computing

Verification of all circuits in a floating-point unit using word-level model checking

Automatic extraction of the control flow machine and application to evaluating coverage of verification vectors

Coverage estimation for symbolic model checking

A unified framework for design validation and manufacturing test

A 48-YEAR-OLD WOMAN WITH A SPICULATED LUNG NODULE

Comparing two classification schemes for seizures and epilepsy in rural China

Suchergebnisse filtern