UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

The microarchitecture of the synergistic processor for a cell processor

IEEE journal of solid-state circuits, 2006-01, Vol.41 (1), p.63-70

2006

Volltextzugriff (PDF)

A fully pipelined single-precision floating-point unit in the synergistic processor element of a CELL processor

IEEE journal of solid-state circuits, 2006-04, Vol.41 (4), p.759-771

2006

Volltextzugriff (PDF)

Circuit Design Techniques for a First-Generation Cell Broadband Engine Processor

IEEE journal of solid-state circuits, 2006-08, Vol.41 (8), p.1692-1706

2006

Volltextzugriff (PDF)

Power-conscious design of the Cell processor's synergistic processor element

IEEE MICRO, 2005-09, Vol.25 (5), p.10-18

2005

Volltextzugriff (PDF)

Low-power design approach of 11FO4 256-Kbyte embedded SRAM for the synergistic processor element of a Cell processor

IEEE MICRO, 2005-09, Vol.25 (5), p.30-38

2005

Volltextzugriff (PDF)

Custom circuit design as a driver of microprocessor performance

IBM journal of research and development, 2000-11, Vol.44 (6), p.799-822

2000

Volltextzugriff (PDF)

The vector floating-point unit in a synergistic processor element of a CELL processor

17th IEEE Symposium on Computer Arithmetic (ARITH'05), 2005, p.59-67

2005

Volltextzugriff (PDF)

1-GHz fully pipelined 3.7-ns address access time 8 k x 1024 embedded synchronous DRAM macro

IEEE journal of solid-state circuits, 2000-11, Vol.35 (11), p.1673-1679

2000

Volltextzugriff (PDF)

Designing for a gigahertz [guTS integer processor]

IEEE MICRO, 1998-05, Vol.18 (3), p.66-74

1998

Volltextzugriff (PDF)

1-GHz fully pipelined 3.7-ns address access time 8 k1024 embedded synchronous DRAM macro

IEEE journal of solid-state circuits, 2000-01, Vol.35 (11)

2000

Volltextzugriff (PDF)

A variable precharge voltage sensing

IEEE journal of solid-state circuits, 1995-01, Vol.30 (1), p.25-28

1995

Volltextzugriff (PDF)

A low-noise TTL-compatible CMOS off-chip driver circuit

IBM journal of research and development, 1995-01, Vol.39 (1.2), p.105-112

1995

Volltextzugriff (PDF)

A large VDS data retention test pattern for DRAM's

IEEE journal of solid-state circuits, 1992-08, Vol.27 (8), p.1214-1217

1992

Volltextzugriff (PDF)

A 14-ns 4-Mb CMOS DRAM with 300-mW active power

IEEE journal of solid-state circuits, 1992, Vol.27 (9), p.1222-1228

1992

Volltextzugriff (PDF)

A pulsed sensing scheme with a limited bit-line swing

IEEE journal of solid-state circuits, 1992-04, Vol.27 (4), p.678-682

1992

Volltextzugriff (PDF)

Sidewall Spacer Technology for MOS and Bipolar Devices

Journal of the Electrochemical Society, 1986-02, Vol.133 (2), p.389-396

1986

Volltextzugriff (PDF)

Design and characteristics of a lightly doped drain (LDD) device fabricated with self-aligned titanium disilicide

IEEE transactions on electron devices, 1986-03, Vol.33 (3), p.345-353

1986

Volltextzugriff (PDF)

A 22-ns 1-Mbit CMOS high-speed DRAM with address multiplexing

IEEE journal of solid-state circuits, 1989-10, Vol.24 (5), p.1198-1205

1989

Volltextzugriff (PDF)

The circuits and physical design of the synergistic processor element of a CELL processor

Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005, 2005, p.20-23

2005

Volltextzugriff (PDF)

Minimum-width control-current pulse for Josephson logic gates

IEEE transactions on electron devices, 1980-10, Vol.27 (10), p.1965-1973

1980

Volltextzugriff (PDF)

A Josephson dc-powered latch

Applied physics letters, 1981-06, Vol.38 (11), p.936-938

1981

Volltextzugriff (PDF)

High-speed sensing scheme for CMOS DRAMs

IEEE journal of solid-state circuits, 1988-02, Vol.23 (1), p.34-40

1988

Volltextzugriff (PDF)

The circuit design of the synergistic processor element of a CELL processor

ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005, 2005, p.111-117

2005

Volltextzugriff (PDF)

A fully-pipelined single-precision floating point unit in the synergistic processor element of a CELL processor

Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005, 2005, p.24-27

2005

Volltextzugriff (PDF)

Josephson analog-to-digital converter using self-gating-AND circuits as comparators

IEEE transactions on magnetics, 1983-05, Vol.19 (3), p.1282-1285

1983

Volltextzugriff (PDF)

1 – 25 von 30

Suche als RSS-Feed

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(22)
Mit Volltextzugriff
(27)

Publikationsform

Artikel
(22)
Tagungsberichte
(8)

Sprache

Englisch
(30)

Erscheinungsjahr

n.n

Thema

Science & Technology
(28)
Technology
(26)
Engineering
(20)
Engineering, Electrical & Electronic
(20)
Applied Sciences
(10)
Electronics
(10)
Exact Sciences And Technology
(10)
Circuits
(9)
Semiconductor Electronics. Microelectronics. Optoelectronics. Solid State Devices
(9)
Delay
(8)
Integrated Circuits
(8)
Microprocessors
(8)
Clocks
(7)
Computer Science
(7)
Physical Sciences
(7)
Cmos Technology
(6)
Computer Science, Hardware & Architecture
(6)
Design Engineering
(6)
Integrated Circuits By Function
(6)
Latches
(6)

15 weitere anzeigen...

Weniger anzeigen...

Kollektion

IEEE Electronic Library Online
(25)
Ingenta.com
(18)
IngentaConnect Journals
(4)
ACM Digital Library
(2)
MEDLINE
(1)
Journals@Ovid Full Text
(1)
American Institute of Physics (AIP) Journals
(1)
NUS Single-Journal Subscriptions
(1)

3 weitere anzeigen...

Weniger anzeigen...

Menü

Weitere Dienste

Einstellungen

The microarchitecture of the synergistic processor for a cell processor

A fully pipelined single-precision floating-point unit in the synergistic processor element of a CELL processor

Circuit Design Techniques for a First-Generation Cell Broadband Engine Processor

Power-conscious design of the Cell processor's synergistic processor element

Low-power design approach of 11FO4 256-Kbyte embedded SRAM for the synergistic processor element of a Cell processor

Custom circuit design as a driver of microprocessor performance

The vector floating-point unit in a synergistic processor element of a CELL processor

1-GHz fully pipelined 3.7-ns address access time 8 k x 1024 embedded synchronous DRAM macro

Designing for a gigahertz [guTS integer processor]

1-GHz fully pipelined 3.7-ns address access time 8 k1024 embedded synchronous DRAM macro

A variable precharge voltage sensing

A low-noise TTL-compatible CMOS off-chip driver circuit

A large VDS data retention test pattern for DRAM's

A 14-ns 4-Mb CMOS DRAM with 300-mW active power

A pulsed sensing scheme with a limited bit-line swing

Sidewall Spacer Technology for MOS and Bipolar Devices

Design and characteristics of a lightly doped drain (LDD) device fabricated with self-aligned titanium disilicide

A 22-ns 1-Mbit CMOS high-speed DRAM with address multiplexing

The circuits and physical design of the synergistic processor element of a CELL processor

Minimum-width control-current pulse for Josephson logic gates

A Josephson dc-powered latch

High-speed sensing scheme for CMOS DRAMs

The circuit design of the synergistic processor element of a CELL processor

A fully-pipelined single-precision floating point unit in the synergistic processor element of a CELL processor

Josephson analog-to-digital converter using self-gating-AND circuits as comparators

Suchergebnisse filtern