UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

A CNRZ-7 Based Wireline Transceiver With High-Bandwidth-Density, Low-Power for D2D Communication

IEEE access, 2022, Vol.10, p.96556-96567

2022

Volltextzugriff (PDF)

A Fast Hierarchical Arbitration in Optical Network-on-Chip Based on Multi-Level Priority QoS

IEICE transactions on communications, 2016-04, Vol.E99.B (4), p.875-884

2016

Volltextzugriff (PDF)

Co-packaged optics (CPO): status, challenges, and solutions

Frontiers of Optoelectronics (Online), 2023-03, Vol.16 (1), p.1-1, Article 1

2023

Volltextzugriff (PDF)

Holistic Routing Algorithm Design to Support Workload Consolidation in NoCs

IEEE transactions on computers, 2014-03, Vol.63 (3), p.529-542

2014

Volltextzugriff (PDF)

P3Stor： A parallel, durable flash-based SSD for enterprise-scale storage systems

Science China. Information sciences, 2011-06, Vol.54 (6), p.1129-1141

2011

Volltextzugriff (PDF)

An accurate and highly-efficient performance evaluation approach based on queuing model for on-chip network

Science China. Information sciences, 2013-07, Vol.56 (7), p.235-254

2013

Volltextzugriff (PDF)

A Multichannel, High-Bandwidth Wirelane Receiver for D2D Interconnects

Electronics (Basel), 2022-09, Vol.11 (18), p.2864

2022

Volltextzugriff (PDF)

Artificial Neural Network Based on Memristive Circuit for High-Speed Equalization

IEEE transactions on circuits and systems. I, Regular papers, 2024-04, Vol.71 (4), p.1-12

2024

Volltextzugriff (PDF)

An Electro-Optic Mixed Structure Multiplier with an Optical Delay Accumulation Scheme in Time-Domain

Journal of lightwave technology, 2024-05, Vol.42 (10), p.3786-3798

2024

Volltextzugriff (PDF)

An Adaptive 56-Gb/s Duo-PAM4 Detector Using Reduced Branch Maximum Likelihood Sequence Detection in a 28-nm CMOS Wireline Receiver

IEEE transactions on circuits and systems. I, Regular papers, 2024-09, p.1-12

2024

Volltextzugriff (PDF)

A fully digital timing background calibration algorithm based on first-order auto-correlation for time-interleaved ADCs

Microelectronics, 2024-10, Vol.152, p.106330, Article 106330

2024

Volltextzugriff (PDF)

A 56-Gb/s,0.708 pJ/bit single-ended simultaneous bidirectional transceiver with hybrid errors cancellation techniques for die-to-die interface

Microelectronics, 2024-10, Vol.152, p.106326, Article 106326

2024

Volltextzugriff (PDF)

A Unified Clock-Gated Error Correction Scheme with Three-Phase Latch-Based Pipeline for Energy-Efficient Wide Supply Voltage Range Router

IEEE transactions on circuits and systems. II, Express briefs, 2023-10, Vol.70 (10), p.1-1

2023

Volltextzugriff (PDF)

A high speed and low BER dual-mode adaptive equalizer using hybrid parallel DFE

IEICE Electronics Express, 2024-10, Vol.21 (19), p.20240417-20240417, Article 21.20240417

2024

Volltextzugriff (PDF)

Frequency Domain Modeling and Performance Analysis of Injection-Locked LC Oscillator

IEEE transactions on circuits and systems. II, Express briefs, 2024-01, Vol.71 (1), p.1-1

2024

Volltextzugriff (PDF)

A Metastability Inference and Avoidance Technique for Near-Threshold-Voltage Network-on-Chip

2023 IEEE International Symposium on Circuits and Systems (ISCAS), 2023, p.1-5

2023

Volltextzugriff (PDF)

A Low BER DB-PAM4 Adaptive Equalizer for Large Channel Loss in Wireline Receivers

Electronics (Basel), 2022-09, Vol.11 (18), p.2906

2022

Volltextzugriff (PDF)

A 50 Gb/s PAM-4 EAM driver in 28-nm CMOS technology

Microelectronics, 2023-10, Vol.140, p.105905, Article 105905

2023

Volltextzugriff (PDF)

A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers

2008 45th ACM/IEEE Design Automation Conference, 2008, p.630-633

2008

Volltextzugriff (PDF)

Optimization of TDM Using Single-ended Transmission for Multi-FPGA Platforms

2024 IEEE International Symposium on Circuits and Systems (ISCAS), 2024, p.1-5

2024

Volltextzugriff (PDF)

A Cryo-CMOS, Low-Power, Low-Noise, Phase-Locked Loop Design for Quantum Computers

Electronics (Basel), 2023-08, Vol.12 (15), p.3237

2023

Volltextzugriff (PDF)

An Injection-Locked Clock Multiplier with Adaptive Pulsewidth Adjustment and Phase Error Cancellation Achieving 43.9fs RMS Jitter and -255.5dB FoM

2024 IEEE Custom Integrated Circuits Conference (CICC), 2024, p.1-2

2024

Volltextzugriff (PDF)

Integrated High-Speed Optical SerDes over 100GBd Based on Optical Time Division Multiplexing

ACM journal on emerging technologies in computing systems, 2018-07, Vol.14 (2), p.1-16

2018

Volltextzugriff (PDF)

100GBaud optical transceiver: An optical time division multiplexing solution

2017 Opto-Electronics and Communications Conference (OECC) and Photonics Global Conference (PGC), 2017, p.1-2

2017

Volltextzugriff (PDF)

A 33.33 Gb/s/wire pin-efficient 1.06 pJ/bit wireline transceiver based on CNRZ-5 for Chiplet in 28 nm CMOS

Microelectronics, 2022-12, Vol.130, p.105628, Article 105628

2022

Volltextzugriff (PDF)

1 – 25 von 32

Suche als RSS-Feed

Aktive Filter

ThemaEngineering, Electrical & Electronic

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(19)
Mit Volltextzugriff
(30)

Publikationsform

Artikel
(21)
Tagungsberichte
(11)

Sprache

Englisch
(32)

Erscheinungsjahr

n.n

Thema

Engineering
(32)
Science & Technology
(32)
Technology
(32)
Computer Science
(18)
Computer Science, Information Systems
(8)
Computer Science, Hardware & Architecture
(6)
Telecommunications
(6)
Algorithms
(5)
Computer Science, Theory & Methods
(5)
Nanoscience & Nanotechnology
(5)
Physical Sciences
(5)
Physics
(5)
Science & Technology - Other Topics
(5)
Bandwidths
(4)
Circuit Design
(4)
Computer Science, Artificial Intelligence
(4)
Delay
(4)
Physics, Applied
(4)
Bandwidth
(3)

14 weitere anzeigen...

Weniger anzeigen...

Neu hinzugefügt

... seit 90 Tagen
(2)

Menü

Weitere Dienste

Einstellungen

A CNRZ-7 Based Wireline Transceiver With High-Bandwidth-Density, Low-Power for D2D Communication

A Fast Hierarchical Arbitration in Optical Network-on-Chip Based on Multi-Level Priority QoS

Co-packaged optics (CPO): status, challenges, and solutions

Holistic Routing Algorithm Design to Support Workload Consolidation in NoCs

P3Stor： A parallel, durable flash-based SSD for enterprise-scale storage systems

An accurate and highly-efficient performance evaluation approach based on queuing model for on-chip network

A Multichannel, High-Bandwidth Wirelane Receiver for D2D Interconnects

Artificial Neural Network Based on Memristive Circuit for High-Speed Equalization

An Electro-Optic Mixed Structure Multiplier with an Optical Delay Accumulation Scheme in Time-Domain

An Adaptive 56-Gb/s Duo-PAM4 Detector Using Reduced Branch Maximum Likelihood Sequence Detection in a 28-nm CMOS Wireline Receiver

A fully digital timing background calibration algorithm based on first-order auto-correlation for time-interleaved ADCs

A 56-Gb/s,0.708 pJ/bit single-ended simultaneous bidirectional transceiver with hybrid errors cancellation techniques for die-to-die interface

A Unified Clock-Gated Error Correction Scheme with Three-Phase Latch-Based Pipeline for Energy-Efficient Wide Supply Voltage Range Router

A high speed and low BER dual-mode adaptive equalizer using hybrid parallel DFE

Frequency Domain Modeling and Performance Analysis of Injection-Locked LC Oscillator

A Metastability Inference and Avoidance Technique for Near-Threshold-Voltage Network-on-Chip

A Low BER DB-PAM4 Adaptive Equalizer for Large Channel Loss in Wireline Receivers

A 50 Gb/s PAM-4 EAM driver in 28-nm CMOS technology

A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers

Optimization of TDM Using Single-ended Transmission for Multi-FPGA Platforms

A Cryo-CMOS, Low-Power, Low-Noise, Phase-Locked Loop Design for Quantum Computers

An Injection-Locked Clock Multiplier with Adaptive Pulsewidth Adjustment and Phase Error Cancellation Achieving 43.9fs RMS Jitter and -255.5dB FoM

Integrated High-Speed Optical SerDes over 100GBd Based on Optical Time Division Multiplexing

100GBaud optical transceiver: An optical time division multiplexing solution

A 33.33 Gb/s/wire pin-efficient 1.06 pJ/bit wireline transceiver based on CNRZ-5 for Chiplet in 28 nm CMOS

Aktive Filter

Suchergebnisse filtern