UB Paderborn / Katalog / Suche / in CDI

Inner and Outer Approximating Flowpipes for Delay Differential Equations

Computer Aided Verification. 30th International Conference, CAV 2018, Held as Part of the Federated Logic Conference, FloC 2018, Oxford, UK, July 14-17, 2018, Proceedings, Part II, 2018, p.523-541

2018

Volltextzugriff (PDF)

Z3str3: A String Solver with Theory-aware Heuristics

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.55-59

2017

Volltextzugriff (PDF)

First order temporal logic monitoring with BDDs

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.116-123

2017

Volltextzugriff (PDF)

Sampling invariants from frequency distributions

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.100-107

2017

Volltextzugriff (PDF)

Theta: A framework for abstraction refinement-based model checking

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.176-179

2017

Volltextzugriff (PDF)

Column-wise verification of multipliers using computer algebra

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.23-30

2017

Volltextzugriff (PDF)

Learning to prove safety over parameterised concurrent systems

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.76-83

2017

Volltextzugriff (PDF)

Factored boolean functional synthesis

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.124-131

2017

Volltextzugriff (PDF)

Efficient generation of all minimal inductive validity cores

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.31-38

2017

Volltextzugriff (PDF)

On sound relative error bounds for floating-point arithmetic

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.15-22

2017

Volltextzugriff (PDF)

Property directed reachability with word-level abstraction

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.132-139

2017

Volltextzugriff (PDF)

Hardware model checking competition 2017

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.9-9

2017

Volltextzugriff (PDF)

Parameterized verification of algorithms for oblivious robots on a ring

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.212-219

2017

Volltextzugriff (PDF)

How formal analysis and verification add security to blockchain-based systems

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.1-4

Matsuo, Shin'Ichiro

2017

Volltextzugriff (PDF)

Tagged BDDs: Combining reduction rules from different decision diagram types

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.108-115

2017

Volltextzugriff (PDF)

K-induction without unrolling

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.148-155

2017

Volltextzugriff (PDF)

FuseIC3: An algorithm for checking large design spaces

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.164-171

2017

Volltextzugriff (PDF)

Automated repair by example for firewalls

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.220-229

2017

Volltextzugriff (PDF)

Exact quantitative probabilistic model checking through rational search

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.92-99

2017

Volltextzugriff (PDF)

Verification of a lazy cache coherence protocol against a weak memory model

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.60-67

2017

Volltextzugriff (PDF)

goSAT: Floating-point satisfiability as global optimization

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.11-14

2017

Volltextzugriff (PDF)

Modular SMT-based analysis of nonlinear hybrid systems

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.180-187

2017

Volltextzugriff (PDF)

Automatic verification of application-tailored OSEK kernels

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.196-203

2017

Volltextzugriff (PDF)

Duality-based interpolation for quantifier-free equalities and uninterpreted functions

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.39-46

2017

Volltextzugriff (PDF)

Designing parallel PDR

2017 Formal Methods in Computer Aided Design (FMCAD), 2017, p.156-163

2017

Volltextzugriff (PDF)

Menü

Weitere Dienste

Einstellungen

Inner and Outer Approximating Flowpipes for Delay Differential Equations

Z3str3: A String Solver with Theory-aware Heuristics

First order temporal logic monitoring with BDDs

Sampling invariants from frequency distributions

Theta: A framework for abstraction refinement-based model checking

Column-wise verification of multipliers using computer algebra

Learning to prove safety over parameterised concurrent systems

Factored boolean functional synthesis

Efficient generation of all minimal inductive validity cores

On sound relative error bounds for floating-point arithmetic

Property directed reachability with word-level abstraction

Hardware model checking competition 2017

Parameterized verification of algorithms for oblivious robots on a ring

How formal analysis and verification add security to blockchain-based systems

Tagged BDDs: Combining reduction rules from different decision diagram types

K-induction without unrolling

FuseIC3: An algorithm for checking large design spaces

Automated repair by example for firewalls

Exact quantitative probabilistic model checking through rational search

Verification of a lazy cache coherence protocol against a weak memory model

goSAT: Floating-point satisfiability as global optimization

Modular SMT-based analysis of nonlinear hybrid systems

Automatic verification of application-tailored OSEK kernels

Duality-based interpolation for quantifier-free equalities and uninterpreted functions

Designing parallel PDR

Aktive Filter

Suchergebnisse filtern