UB Paderborn / Katalog / Suche / in CDI

1 – 25 von 63

Sortiert nach

Compact Analytical Model for Trap-Related Low Frequency Noise in Junctionless Transistors

ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC), 2019, p.194-197

2019

Volltextzugriff (PDF)

Experimental Assessment of Variability in Junctionless Nanowire nMOS Transistors

ESSDERC 2021 - IEEE 51st European Solid-State Device Research Conference (ESSDERC), 2021, p.223-226

2021

Volltextzugriff (PDF)

Evaluation and implementation of High-Dimensionnal Computing for gesture recognition using sEMG signals

2024 International Conference on Control, Automation and Diagnosis (ICCAD), 2024, p.1-6

2024

Volltextzugriff (PDF)

Scaling-aware TCAD Parameter Extraction Methodology for Mobility Prediction in Tri-gate Nanowire Transistors

2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), 2019, p.1-4

2019

Volltextzugriff (PDF)

A new method for junctionless transistors parameters extraction

2017 47th European Solid-State Device Research Conference (ESSDERC), 2017, p.66-69

2017

Volltextzugriff (PDF)

New insight on the geometry dependence of BTI in 3D technologies based on experiments and modeling

2017 Symposium on VLSI Technology, 2017, p.T134-T135

2017

Volltextzugriff (PDF)

From devices to circuits: modelling the performance of 5nm nanosheets

2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), 2019, p.1-4

2019

Volltextzugriff (PDF)

Size-dependent carrier mobilities in rectangular silicon nanowire devices

2016 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), 2016, p.257-260

2016

Volltextzugriff (PDF)

Analog performance of strained SOI nanowires down to 10K

2016 46th European Solid-State Device Research Conference (ESSDERC), 2016, p.222-225

2016

Volltextzugriff (PDF)

Statistical low-frequency noise characterization in sub-15 nm Si/SiGe nanowire Trigate pMOSFETs

2017 International Conference of Microelectronic Test Structures (ICMTS), 2017, p.1-5

2017

Volltextzugriff (PDF)

Back-gate effects and detailed characterization of junctionless transistor

2015 45th European Solid State Device Research Conference (ESSDERC), 2015, p.282-285

2015

Volltextzugriff (PDF)

Detection of the first charged states in ultrasmall Si single-hole transistor using dual-channel radio frequency reflectometry

72nd Device Research Conference, 2014, p.83-84

2014

Volltextzugriff (PDF)

High and low-field contact resistances in trigate devices in a Non-Equilibrium Green's Functions framework

2016 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), 2016, p.291-294

2016

Volltextzugriff (PDF)

Electrical Characterization of Ω-Gate Nanowire MOSFETs Down to Cryogenic Temperatures

2023 37th Symposium on Microelectronics Technology and Devices (SBMicro), 2023, p.1-4

2023

Volltextzugriff (PDF)

Low-field Mobility Degradation Factors Temperature Dependence in Two-level Stacked Nanowire MOSFETs from 120K to 400K

2023 37th Symposium on Microelectronics Technology and Devices (SBMicro), 2023, p.1-4

2023

Volltextzugriff (PDF)

Drain Current Variability in 2-levels Stacked Nanowire Gate All Around P-type Field Effect Transistors

2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), 2023, p.1-3

2023

Volltextzugriff (PDF)

Extraction of Drain Current Variability Components in Junctionless Nanowire Transistors

2023 International Conference on Noise and Fluctuations (ICNF), 2023, p.1-4

2023

Volltextzugriff (PDF)

A wigner function-based determinist method for the simulation of quantum transport in silicon nanowire transistors

2011 International Conference on Simulation of Semiconductor Processes and Devices, 2011, p.75-78

2011

Volltextzugriff (PDF)

High-Resolution DNA Binding Kinetics Measurements with Double Gate FD-SOI Transistors

2022 International Electron Devices Meeting (IEDM), 2022, p.24.2.1-24.2.4

2022

Volltextzugriff (PDF)

Experimental Comparison of Junctionless and Inversion-Mode Nanowire MOSFETs Electrical Properties at High Temperatures

2022 36th Symposium on Microelectronics Technology (SBMICRO), 2022, p.1-4

2022

Volltextzugriff (PDF)

Analysis of the Gate-Induced Drain Leakage of SOI Nanowire and Nanosheet MOS Transistors at High Temperatures

2022 IEEE Latin American Electron Devices Conference (LAEDC), 2022, p.1-4

2022

Volltextzugriff (PDF)

Disruptive approaches towards Energy Efficient VLSI Technologies

2023 International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA/VLSI-DAT), 2023, p.1-2

2023

Volltextzugriff (PDF)

Analysis of Variability in Transconductance and Mobility of Nanowire Transistors

2022 36th Symposium on Microelectronics Technology (SBMICRO), 2022, p.1-4

2022

Volltextzugriff (PDF)

Evaluation of Analog Characteristics of n-Type Vertically Stacked Nanowires

2020 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), 2020, p.1-4

2020

Volltextzugriff (PDF)

An Experimental Evaluation of Fin Width and Low-Temperature Influence on GIDL in Stacked SOI Nanowires

2022 IEEE 15th Workshop on Low Temperature Electronics (WOLTE), 2022, p.1-4

2022

Volltextzugriff (PDF)

1 – 25 von 63

Suche als RSS-Feed

Aktive Filter

PublikationsformTagungsberichte

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Mit Volltextzugriff
(37)

Sprache

Englisch
(63)

Erscheinungsjahr

n.n

Thema

Logic Gates
(44)
Engineering
(35)
Engineering, Electrical & Electronic
(35)
Science & Technology
(35)
Technology
(35)
Silicon
(26)
Transistors
(23)
Nanowires
(19)
Mosfet
(18)
Threshold Voltage
(14)
Degradation
(12)
Performance Evaluation
(11)
Engineering Sciences
(10)
Nanoscale Devices
(10)
Science & Technology - Other Topics
(10)
Scattering
(9)
Transconductance
(9)
Mobility
(8)
Nanoscience & Nanotechnology
(8)
Nanowire
(8)

15 weitere anzeigen...

Weniger anzeigen...

Kollektion

IEEE Xplore
(63)

Neu hinzugefügt

... seit 90 Tagen
(1)

Menü

Weitere Dienste

Einstellungen

Compact Analytical Model for Trap-Related Low Frequency Noise in Junctionless Transistors

Experimental Assessment of Variability in Junctionless Nanowire nMOS Transistors

Evaluation and implementation of High-Dimensionnal Computing for gesture recognition using sEMG signals

Scaling-aware TCAD Parameter Extraction Methodology for Mobility Prediction in Tri-gate Nanowire Transistors

A new method for junctionless transistors parameters extraction

New insight on the geometry dependence of BTI in 3D technologies based on experiments and modeling

From devices to circuits: modelling the performance of 5nm nanosheets

Size-dependent carrier mobilities in rectangular silicon nanowire devices

Analog performance of strained SOI nanowires down to 10K

Statistical low-frequency noise characterization in sub-15 nm Si/SiGe nanowire Trigate pMOSFETs

Back-gate effects and detailed characterization of junctionless transistor

Detection of the first charged states in ultrasmall Si single-hole transistor using dual-channel radio frequency reflectometry

High and low-field contact resistances in trigate devices in a Non-Equilibrium Green's Functions framework

Electrical Characterization of Ω-Gate Nanowire MOSFETs Down to Cryogenic Temperatures

Low-field Mobility Degradation Factors Temperature Dependence in Two-level Stacked Nanowire MOSFETs from 120K to 400K

Drain Current Variability in 2-levels Stacked Nanowire Gate All Around P-type Field Effect Transistors

Extraction of Drain Current Variability Components in Junctionless Nanowire Transistors

A wigner function-based determinist method for the simulation of quantum transport in silicon nanowire transistors

High-Resolution DNA Binding Kinetics Measurements with Double Gate FD-SOI Transistors

Experimental Comparison of Junctionless and Inversion-Mode Nanowire MOSFETs Electrical Properties at High Temperatures

Analysis of the Gate-Induced Drain Leakage of SOI Nanowire and Nanosheet MOS Transistors at High Temperatures

Disruptive approaches towards Energy Efficient VLSI Technologies

Analysis of Variability in Transconductance and Mobility of Nanowire Transistors

Evaluation of Analog Characteristics of n-Type Vertically Stacked Nanowires

An Experimental Evaluation of Fin Width and Low-Temperature Influence on GIDL in Stacked SOI Nanowires

Aktive Filter

Suchergebnisse filtern