UB Paderborn / Katalog / Suche / in CDI

1 – 25 von 44

Sortiert nach

Negative Bias Temperature Instability and Gate Oxide Breakdown Modeling in Circuits With Die-to-Die Calibration Through Power Supply and Ground Signal Measurements

IEEE transactions on very large scale integration (VLSI) systems, 2017-08, Vol.25 (8), p.2271-2284

2017

Volltextzugriff (PDF)

An Enhanced Vacuum-Assisted Resin Transfer Molding Process and Its Pressure Effect on Resin Infusion Behavior and Composite Material Performance

Polymers, 2024-05, Vol.16 (10), p.1386

2024

Volltextzugriff (PDF)

System-Level Modeling of Microprocessor Reliability Degradation Due to Bias Temperature Instability and Hot Carrier Injection

IEEE transactions on very large scale integration (VLSI) systems, 2016-08, Vol.24 (8), p.2712-2725

2016

Volltextzugriff (PDF)

Comprehensive Reliability-Aware Statistical Timing Analysis Using a Unified Gate-Delay Model for Microprocessors

IEEE transactions on emerging topics in computing, 2018-04, Vol.6 (2), p.219-232

2018

Volltextzugriff (PDF)

System-level modeling of microprocessor reliability degradation due to BTI and HCI

2014 IEEE International Reliability Physics Symposium, 2014, p.CA.8.1-CA.8.9

2014

Volltextzugriff (PDF)

CacheEM: For Reliability Analysis on Cache Memory Aging Due to Electromigration

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-09, Vol.41 (9), p.3078-3091

2022

Volltextzugriff (PDF)

Extraction of threshold voltage degradation modeling due to Negative Bias Temperature Instability in circuits with I/O measurements

2014 IEEE 32nd VLSI Test Symposium (VTS), 2014, p.1-6

2014

Volltextzugriff (PDF)

A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology

IEEE transactions on very large scale integration (VLSI) systems, 2018-11, Vol.26 (11), p.2470-2482

2018

Volltextzugriff (PDF)

A Comprehensive Framework for Analysis of Time-Dependent Performance-Reliability Degradation of SRAM Cache Memory

IEEE transactions on very large scale integration (VLSI) systems, 2021-05, Vol.29 (5), p.857-870

2021

Volltextzugriff (PDF)

SRAM Stability Analysis and Performance-Reliability Tradeoff for Different Cache Configurations

IEEE transactions on very large scale integration (VLSI) systems, 2020-03, Vol.28 (3), p.620-633

2020

Volltextzugriff (PDF)

The multiparty coherent channel and its implementation with linear optics

Optics express, 2013-08, Vol.21 (17), p.19790-19798

2013

Volltextzugriff (PDF)

Circuit-level reliability simulator for front-end-of-line and middle-of-line time-dependent dielectric breakdown in FinFET technology

2018 IEEE 36th VLSI Test Symposium (VTS), 2018, p.1-6

2018

Volltextzugriff (PDF)

On-line monitoring of system health using on-chip SRAMs as a wearout sensor

2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS), 2017, p.253-258

2017

Volltextzugriff (PDF)

Modeling of the reliability degradation of a FinFET-based SRAM due to bias temperature instability, hot carrier injection, and gate oxide breakdown

2017 IEEE International Integrated Reliability Workshop (IIRW), 2017, p.1-4

2017

Volltextzugriff (PDF)

A comparison study of time-dependent dielectric breakdown for analog and digital circuit's optimal accelerated test regions

2017 32nd Conference on Design of Circuits and Integrated Systems (DCIS), 2017, p.1-6

2017

Volltextzugriff (PDF)

SRAM stability analysis for different cache configurations due to Bias Temperature Instability and Hot Carrier Injection

2016 IEEE 34th International Conference on Computer Design (ICCD), 2016, p.225-232

2016

Volltextzugriff (PDF)

Modeling for SRAM reliability degradation due to gate oxide breakdown with a compact current model

2017 32nd Conference on Design of Circuits and Integrated Systems (DCIS), 2017, p.1-5

2017

Volltextzugriff (PDF)

Inverse Design of FinFET SRAM Cells

2020 IEEE International Reliability Physics Symposium (IRPS), 2020, p.1-6

2020

Volltextzugriff (PDF)

New Electromigration Model and Its Potential Application on Degradation Simulation for FinFET SRAM

2018 International Integrated Reliability Workshop (IIRW), 2018, p.1-5

2018

Volltextzugriff (PDF)

A lifetime and power sensitive design optimization framework for a radio frequency circuit

2017 IEEE International Integrated Reliability Workshop (IIRW), 2017, p.1-4

2017

Volltextzugriff (PDF)

Processor-level reliability simulator for time-dependent gate dielectric breakdown

Microprocessors and microsystems, 2015-11, Vol.39 (8), p.950-960

2015

Volltextzugriff (PDF)

Design for reliability: A duty-cycle management system for timing violations

2016 Conference on Design of Circuits and Integrated Systems (DCIS), 2016, p.1-6

2016

Volltextzugriff (PDF)

Accurate standard cell characterization and statistical timing analysis using multivariate adaptive regression splines

Sixteenth International Symposium on Quality Electronic Design, 2015, p.272-279

2015

Volltextzugriff (PDF)

Estimation of remaining life using embedded SRAM for wearout parameter extraction

2015 6th International Workshop on Advances in Sensors and Interfaces (IWASI), 2015, p.243-248

2015

Volltextzugriff (PDF)

Analysis and architecture design of block matching in BM3D image denoising

2011 IEEE International Conference of Electron Devices and Solid-State Circuits, 2011, p.1-2

2011

Volltextzugriff (PDF)

1 – 25 von 44

Suche als RSS-Feed

Aktive Filter

ThemaPhysics, Applied

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(23)
Mit Volltextzugriff
(38)

Publikationsform

Sprache

Englisch
(44)
Japanisch
(1)

Erscheinungsjahr

n.n

Thema

Science & Technology
(26)
Technology
(22)
Engineering
(17)
Engineering, Electrical & Electronic
(15)
Logic Gates
(15)
Reliability
(14)
Computer Science
(13)
Computer Science, Hardware & Architecture
(10)
Degradation
(9)
Stress
(9)
Human Computer Interaction
(8)
Integrated Circuit Modeling
(8)
Microprocessors
(8)
Sram
(8)
Wearout
(8)
Bias Temperature Instability
(7)
Hot Carrier Injection
(7)
Time-Dependent Dielectric Breakdown
(7)
Finfet
(6)
Microprocessor
(6)

15 weitere anzeigen...

Weniger anzeigen...

Neu hinzugefügt

... seit 90 Tagen
(1)

Menü

Weitere Dienste

Einstellungen

Negative Bias Temperature Instability and Gate Oxide Breakdown Modeling in Circuits With Die-to-Die Calibration Through Power Supply and Ground Signal Measurements

An Enhanced Vacuum-Assisted Resin Transfer Molding Process and Its Pressure Effect on Resin Infusion Behavior and Composite Material Performance

System-Level Modeling of Microprocessor Reliability Degradation Due to Bias Temperature Instability and Hot Carrier Injection

Comprehensive Reliability-Aware Statistical Timing Analysis Using a Unified Gate-Delay Model for Microprocessors

System-level modeling of microprocessor reliability degradation due to BTI and HCI

CacheEM: For Reliability Analysis on Cache Memory Aging Due to Electromigration

Extraction of threshold voltage degradation modeling due to Negative Bias Temperature Instability in circuits with I/O measurements

A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology

A Comprehensive Framework for Analysis of Time-Dependent Performance-Reliability Degradation of SRAM Cache Memory

SRAM Stability Analysis and Performance-Reliability Tradeoff for Different Cache Configurations

The multiparty coherent channel and its implementation with linear optics

Circuit-level reliability simulator for front-end-of-line and middle-of-line time-dependent dielectric breakdown in FinFET technology

On-line monitoring of system health using on-chip SRAMs as a wearout sensor

Modeling of the reliability degradation of a FinFET-based SRAM due to bias temperature instability, hot carrier injection, and gate oxide breakdown

A comparison study of time-dependent dielectric breakdown for analog and digital circuit's optimal accelerated test regions

SRAM stability analysis for different cache configurations due to Bias Temperature Instability and Hot Carrier Injection

Modeling for SRAM reliability degradation due to gate oxide breakdown with a compact current model

Inverse Design of FinFET SRAM Cells

New Electromigration Model and Its Potential Application on Degradation Simulation for FinFET SRAM

A lifetime and power sensitive design optimization framework for a radio frequency circuit

Processor-level reliability simulator for time-dependent gate dielectric breakdown

Design for reliability: A duty-cycle management system for timing violations

Accurate standard cell characterization and statistical timing analysis using multivariate adaptive regression splines

Estimation of remaining life using embedded SRAM for wearout parameter extraction

Analysis and architecture design of block matching in BM3D image denoising

Aktive Filter

Suchergebnisse filtern