UB Paderborn / Katalog / Suche / in CDI

1 – 24 von 24

Sortiert nach

Providing fault tolerance through invasive computing

Information technology (Munich, Germany), 2016-12, Vol.58 (6), p.309-328

2016

Volltextzugriff (PDF)

Network Interface with Task Spawning Support for NoC-Based DSM Architectures

Architecture of Computing Systems – ARCS 2015, p.186-198

Volltextzugriff (PDF)

Providing multiple hard latency and throughput guarantees for packet switching networks on chip

Computers & electrical engineering, 2013-11, Vol.39 (8), p.2603-2622

2013

Volltextzugriff (PDF)

Efficient task spawning for shared memory and message passing in many-core architectures

Journal of systems architecture, 2017-06, Vol.77, p.72-82

2017

Volltextzugriff (PDF)

A scalable and adaptive network on chip for many-core architectures

Heißwolf, Jan

2014

Volltextzugriff (PDF)

Virtual networks -- distributed communication resource management

ACM transactions on reconfigurable technology and systems, 2013-07, Vol.6 (2), p.1

2013

Volltextzugriff (PDF)

Virtual networks -- distributed communication resource management

ACM transactions on reconfigurable technology and systems, 2013-07, Vol.6 (2), p.1-14

2013

Volltextzugriff (PDF)

Hardware-assisted Decentralized Resource Management for Networks on Chip with QoS

2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum, 2012, p.234-241

2012

Volltextzugriff (PDF)

AUTO-GS: Self-Optimization of NoC Traffic through Hardware Managed Virtual Connections

2013 Euromicro Conference on Digital System Design, 2013, p.761-768

2013

Volltextzugriff (PDF)

Hybrid interconnect design for heterogeneous hardware accelerators

2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013, p.843-846

2013

Volltextzugriff (PDF)

CAP: Communication Aware Programming

2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), 2014, p.1-6

2014

Volltextzugriff (PDF)

Invasive manycore architectures

17th Asia and South Pacific Design Automation Conference, 2012, p.193-200

2012

Volltextzugriff (PDF)

A Scalable NoC Router Design Providing QoS Support Using Weighted Round Robin Scheduling

2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications, 2012, p.625-632

2012

Volltextzugriff (PDF)

Hardware/software debugging of large scale many-core architectures

2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI), 2014, p.1-7

2014

Volltextzugriff (PDF)

Efficient memory access in 2D Mesh NoC architectures using high bandwidth routers

2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI), 2013, p.1-6

2013

Volltextzugriff (PDF)

NoC simulation in heterogeneous architectures for PGAS programming model

Proceedings of the 16th International Workshop on Software and Compilers for Embedded Systems, 2013, p.77-85

2013

Volltextzugriff (PDF)

A Framework for Multi-FPGA Interconnection using Multi Gigabit Transceivers

2015 28th Symposium on Integrated Circuits and Systems Design (SBCCI), 2015, p.1-6

2015

Volltextzugriff (PDF)

A Scalable Microarchitecture Design that Enables Dynamic Code Execution for Variable-Issue Clustered Processors

2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum, 2011, p.150-157

2011

Volltextzugriff (PDF)

Architecture design space exploration of run-time scalable issue-width processors

2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, 2011, p.77-84

2011

Volltextzugriff (PDF)

Fault-tolerant communication in invasive networks on chip

2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2015, p.1-8

2015

Volltextzugriff (PDF)

Hardware Supported Adaptive Data Collection for Networks on Chip

2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, 2013, p.153-162

2013

Volltextzugriff (PDF)

Rerouting: Scalable NoC self-optimization by distributed hardware-based connection reallocation

2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), 2013, p.1-8

2013

Volltextzugriff (PDF)

Hybrid interconnect design for heterogeneous hardware accelerators

Proceedings of the Conference on Design, Automation and Test in Europe, 2013, p.843-846

2013

Volltextzugriff (PDF)

Hardware prototyping of novel invasive multicore architectures

17th Asia and South Pacific Design Automation Conference, 2012, p.201-206

2012

Volltextzugriff (PDF)

1 – 24 von 24

Suche als RSS-Feed

Aktive Filter

Nur zeigenMit Volltextzugriff

Suchergebnisse filtern

Filter anzeigen

Nur zeigen

Geprüft (Peer-Review)
(6)

Publikationsform

Sprache

Englisch
(24)

Erscheinungsjahr

n.n

Thema

Science & Technology
(13)
Technology
(13)
Computer Science
(11)
Hardware
(9)
Bandwidth
(6)
Computer Science, Hardware & Architecture
(6)
Engineering
(6)
Engineering, Electrical & Electronic
(6)
Routing
(6)
Tiles
(6)
Field Programmable Gate Arrays
(5)
Ports
(5)
Computer Architecture
(4)
Computer Science, Software Engineering
(4)
Computer Science, Theory & Methods
(4)
Quality Of Service
(4)
Network On Chip
(3)
Network-On-Chip
(3)
Networks
(3)
Program Processors
(3)

15 weitere anzeigen...

Weniger anzeigen...

Kollektion

IEEE Electronic Library (IEL)
(16)
ACM Digital Library Complete
(7)
Ingenta
(4)
Elsevier ScienceDirect Journals Complete
(2)
De Gruyter journals
(1)
ProQuest Dissertations & Theses A&I
(1)
Springer Book Series
(1)

2 weitere anzeigen...

Weniger anzeigen...

Zeitschrift / Serie

Menü

Weitere Dienste

Einstellungen

Providing fault tolerance through invasive computing

Network Interface with Task Spawning Support for NoC-Based DSM Architectures

Providing multiple hard latency and throughput guarantees for packet switching networks on chip

Efficient task spawning for shared memory and message passing in many-core architectures

A scalable and adaptive network on chip for many-core architectures

Virtual networks -- distributed communication resource management

Virtual networks -- distributed communication resource management

Hardware-assisted Decentralized Resource Management for Networks on Chip with QoS

AUTO-GS: Self-Optimization of NoC Traffic through Hardware Managed Virtual Connections

Hybrid interconnect design for heterogeneous hardware accelerators

CAP: Communication Aware Programming

Invasive manycore architectures

A Scalable NoC Router Design Providing QoS Support Using Weighted Round Robin Scheduling

Hardware/software debugging of large scale many-core architectures

Efficient memory access in 2D Mesh NoC architectures using high bandwidth routers

NoC simulation in heterogeneous architectures for PGAS programming model

A Framework for Multi-FPGA Interconnection using Multi Gigabit Transceivers

A Scalable Microarchitecture Design that Enables Dynamic Code Execution for Variable-Issue Clustered Processors

Architecture design space exploration of run-time scalable issue-width processors

Fault-tolerant communication in invasive networks on chip

Hardware Supported Adaptive Data Collection for Networks on Chip

Rerouting: Scalable NoC self-optimization by distributed hardware-based connection reallocation

Hybrid interconnect design for heterogeneous hardware accelerators

Hardware prototyping of novel invasive multicore architectures

Aktive Filter

Suchergebnisse filtern