UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

Energy-Efficient Abundant-Data Computing: The N3XT 1,000x

Computer (Long Beach, Calif.), 2015-12, Vol.48 (12), p.24-33

2015

Volltextzugriff (PDF)

Delite: A Compiler Architecture for Performance-Oriented Embedded Domain-Specific Languages

ACM transactions on embedded computing systems, 2014-07, Vol.13 (4s), p.1-25

2014

Volltextzugriff (PDF)

Accelerating CUDA graph algorithms at maximum warp

SIGPLAN notices, 2011-08, Vol.46 (8), p.267-276

2011

Volltextzugriff (PDF)

Multicore Processors and Systems

1. Aufl., 2009

Volltextzugriff (PDF)

Practical Design Space Exploration

2019 IEEE 27th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), 2019, p.347-358

2019

Volltextzugriff (PDF)

Analysis of DAWNBench, a Time-to-Accuracy Machine Learning Performance Benchmark

Operating systems review, 2019-07, Vol.53 (1), p.14-25

2019

Volltextzugriff (PDF)

Hardware acceleration of database operations

Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays, 2014, p.151-160

2014

Volltextzugriff (PDF)

STAMP: Stanford Transactional Applications for Multi-Processing

2008 IEEE International Symposium on Workload Characterization, 2008, p.35-46

2008

Volltextzugriff (PDF)

EmptyHeaded: A Relational Engine for Graph Processing

ACM transactions on database systems, 2017-12, Vol.42 (4), p.1-44

2017

Volltextzugriff (PDF)

Understanding and optimizing asynchronous low-precision stochastic gradient descent

2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA), 2017, p.561-574

2017

Volltextzugriff (PDF)

TensorFlow to Cloud FPGAs: Tradeoffs for Accelerating Deep Neural Networks

2019 29th International Conference on Field Programmable Logic and Applications (FPL), 2019, p.360-366

2019

Volltextzugriff (PDF)

A Scalable, Non-blocking Approach to Transactional Memory

2007 IEEE 13th International Symposium on High Performance Computer Architecture, 2007, p.97-108

2007

Volltextzugriff (PDF)

Niagara: a 32-way multithreaded Sparc processor

IEEE MICRO, 2005-03, Vol.25 (2), p.21-29

2005

Volltextzugriff (PDF)

Building-Blocks for Performance Oriented DSLs

Electronic proceedings in theoretical computer science, 2011-09, Vol.66 (Proc. DSL 2011), p.93-117

2011

Volltextzugriff (PDF)

Aurochs: an architecture for dataflow threads

2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), 2021, p.402-415

2021

Volltextzugriff (PDF)

Chopping off the Tail: Bounded Non-Determinism for Real-Time Accelerators

IEEE computer architecture letters, 2021-07, Vol.20 (2), p.110-113

2021

Volltextzugriff (PDF)

Accelerating CUDA graph algorithms at maximum warp

Proceedings of the 16th ACM symposium on Principles and practice of parallel programming, 2011, p.267-276

2011

Volltextzugriff (PDF)

Efficient Parallel Graph Exploration on Multi-Core CPU and GPU

2011 International Conference on Parallel Architectures and Compilation Techniques, 2011, p.78-88

2011

Volltextzugriff (PDF)

Mosaic: An Interoperable Compiler for Tensor Algebra

Proceedings of ACM on programming languages, 2023-06, Vol.7 (PLDI), p.394-419, Article 122

2023

Volltextzugriff (PDF)

Bayesian Optimization with a Prior for the Optimum

European Conference on Machine Learning and Principles and Practice of Knowledge Discovery in Databases, ECML PKDD 2021,Virtual, Online,2021-09-13 - 2021-09-17, 2021, Vol.12977 LNAI, p.265-296