UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

A 2.8V Input Amplitude CMOS SAR ADC with 0.7V Supply Voltage

Denki Gakkai ronbunshi. C, Erekutoronikusu, joho kogaku, shisutemu, 2024-08, Vol.144 (8), p.771-776

2024

Volltextzugriff (PDF)

A 6th-Order Quadrature Bandpass Delta Sigma AD Modulator Using Dynamic Amplifier and Noise Coupling SAR Quantizer

IEICE transactions on fundamentals of electronics, communications and computer sciences, 2019-03, Vol.E102.A (3), p.507-517

2019

Volltextzugriff (PDF)

Thermal Noise Analysis of Ring Amplifier in Cyclic Analog-to-Digital Converter

IEICE transactions on fundamentals of electronics, communications and computer sciences, 2023-05, Vol.E106.A (5), p.823-831, Article 2022GCP0003

2023

Volltextzugriff (PDF)

A Noise Coupled ΔΣAD Modulator Using Passive Adder Embedded Noise Shaping SAR Quantizer

IEICE transactions on electronics, 2018-07, Vol.E101.C (7), p.480-487

2018

Volltextzugriff (PDF)

A 2nd-Order ΔΣAD Modulator Using Dynamic Analog Components with Simplified Operation Phase

IEICE transactions on fundamentals of electronics, communications and computer sciences, 2018-02, Vol.E101.A (2), p.425-433

2018

Volltextzugriff (PDF)

FOREWORD

IEICE transactions on electronics, 2020-10, Vol.E103.C (10), p.445-445

SAN, Hao

2020

Volltextzugriff (PDF)

A 12-bit 1.25MS/s Area-Efficient Radix-Value Self-Estimated Non-Binary Cyclic ADC with Relaxed Requirements on Analog Components

IEICE transactions on fundamentals of electronics, communications and computer sciences, 2017-02, Vol.E100.A (2), p.534-540

2017

Volltextzugriff (PDF)

Input bias current reduction technique for operational amplifier in a standard CMOS technology

Electronics and communications in Japan, 2020-07, Vol.103 (7), p.30-36

2020

Volltextzugriff (PDF)

Experimental Implementation of Non-binary Cyclic ADCs with Radix Value Estimation Algorithm

IEICE transactions on electronics, 2014, Vol.E97.C (4), p.308-315

2014

Volltextzugriff (PDF)

The application of P(MMA- co-MAA)/PEG polyblend gel electrolyte in quasi-solid state dye-sensitized solar cell at higher temperature

Electrochimica acta, 2007-12, Vol.53 (2), p.903-908

2007

Volltextzugriff (PDF)

An area-efficient 12-bit 1.25MS/s radix-value self-estimated non-binary ADC with relaxed requirements on analog components

Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, 2014, p.1-4

2014

Volltextzugriff (PDF)

Robust Cyclic ADC Architecture Based on β-Expansion

IEICE transactions on electronics, 2013, Vol.E96.C (4), p.553-559

2013

Volltextzugriff (PDF)

Dual-mode neuron design with deterministic and non-deterministic operations using adiabatic superconductor devices

Superconductor science & technology, 2024-09, Vol.37 (9), p.95027

2024

Volltextzugriff (PDF)

Non-binary Pipeline Analog-to-Digital Converter Based on β-Expansion

IEICE transactions on fundamentals of electronics, communications and computer sciences, 2013, Vol.E96.A (2), p.415-421

2013

Volltextzugriff (PDF)

Experimental implementation of Δ Σ AD modulator with dynamic analog components

Analog integrated circuits and signal processing, 2018-11, Vol.97 (2), p.215-223

2018

Volltextzugriff (PDF)

Experimental implementation of $$\Delta \Sigma $$ Δ Σ AD modulator with dynamic analog components

Analog integrated circuits and signal processing, 2018-11, Vol.97 (2), p.215-223

2018

Volltextzugriff (PDF)

Design and Implementation of Energy-Efficient Binary Neural Networks Using Adiabatic Quantum-Flux-Parametron Logic

IEEE transactions on applied superconductivity, 2023-08, Vol.33 (5), p.1-5

2023

Volltextzugriff (PDF)

SAR ADC Algorithm with Redundancy and Digital Error Correction

IEICE transactions on fundamentals of electronics, communications and computer sciences, 2010, Vol.E93-A (2), p.415-423

2010

Volltextzugriff (PDF)

Experimental implementation of ΔΣAD modulator with dynamic analog components

Analog integrated circuits and signal processing, 2018, Vol.97 (2), p.215-223

2018

Volltextzugriff (PDF)

Noise-Coupled Image Rejection Architecture of Complex Bandpass .DELTA..SIGMA.AD Modulator

IEICE transactions on fundamentals of electronics, communications and computer sciences, 2010, Vol.E93-A (2), p.390-394

2010

Volltextzugriff (PDF)

Cross-Noise-Coupled Architecture of Complex Bandpass .DELTA..SIGMA.AD Modulator

IEICE transactions on fundamentals of electronics, communications and computer sciences, 2009, Vol.E92-A (4), p.998-1003

2009

Volltextzugriff (PDF)

Rigorous analysis of quantization error of an A/D converter based on β-map

2013 IEEE International Symposium on Circuits and Systems (ISCAS), 2013, p.369-372

2013

Volltextzugriff (PDF)

A data transmission scheme with spectral switches of a shifting double slit in the far field

Journal of optics (2010), 2010-03, Vol.12 (3), p.035402-035402

2010

Volltextzugriff (PDF)

A cluster-based algorithm for redundant nodes discovery in dense sensor networks

International journal of sensor networks, 2011, Vol.10 (1/2), p.59

2011

Volltextzugriff (PDF)

Experimental implementation of delta sigma AD modulator using dynamic analog components with simplified operation phase

IEICE Electronics Express, 2019, Vol.16 (12), p.20190280-20190280

2019

Volltextzugriff (PDF)

1 – 25 von 967

Menü

Weitere Dienste

Einstellungen

A 2.8V Input Amplitude CMOS SAR ADC with 0.7V Supply Voltage

A 6th-Order Quadrature Bandpass Delta Sigma AD Modulator Using Dynamic Amplifier and Noise Coupling SAR Quantizer

Thermal Noise Analysis of Ring Amplifier in Cyclic Analog-to-Digital Converter

A Noise Coupled ΔΣAD Modulator Using Passive Adder Embedded Noise Shaping SAR Quantizer

A 2nd-Order ΔΣAD Modulator Using Dynamic Analog Components with Simplified Operation Phase

FOREWORD

A 12-bit 1.25MS/s Area-Efficient Radix-Value Self-Estimated Non-Binary Cyclic ADC with Relaxed Requirements on Analog Components

Input bias current reduction technique for operational amplifier in a standard CMOS technology

Experimental Implementation of Non-binary Cyclic ADCs with Radix Value Estimation Algorithm

The application of P(MMA- co-MAA)/PEG polyblend gel electrolyte in quasi-solid state dye-sensitized solar cell at higher temperature

An area-efficient 12-bit 1.25MS/s radix-value self-estimated non-binary ADC with relaxed requirements on analog components

Robust Cyclic ADC Architecture Based on β-Expansion

Dual-mode neuron design with deterministic and non-deterministic operations using adiabatic superconductor devices

Non-binary Pipeline Analog-to-Digital Converter Based on β-Expansion

Experimental implementation of Δ Σ AD modulator with dynamic analog components

Experimental implementation of $$\Delta \Sigma $$ Δ Σ AD modulator with dynamic analog components

Design and Implementation of Energy-Efficient Binary Neural Networks Using Adiabatic Quantum-Flux-Parametron Logic

SAR ADC Algorithm with Redundancy and Digital Error Correction

Experimental implementation of ΔΣAD modulator with dynamic analog components

Noise-Coupled Image Rejection Architecture of Complex Bandpass .DELTA..SIGMA.AD Modulator

Cross-Noise-Coupled Architecture of Complex Bandpass .DELTA..SIGMA.AD Modulator

Rigorous analysis of quantization error of an A/D converter based on β-map

A data transmission scheme with spectral switches of a shifting double slit in the far field

A cluster-based algorithm for redundant nodes discovery in dense sensor networks

Experimental implementation of delta sigma AD modulator using dynamic analog components with simplified operation phase

Aktive Filter

Suchergebnisse filtern