UB Paderborn / Katalog / Suche / in CDI

Sortiert nach

Einfacher Volltextzugriff von (fast) überall

Installieren Sie die LibKey Nomad-Browsererweiterung und erhalten Sie von vielen Webseiten einfachen Zugriff auf lizenzierte Volltexte oder Open Access Publikationen. Mehr erfahren...

A 0.0014 mm2, 1.18 TΩ Segmented Duty-Cycled Resistor Replacing Pseudo-Resistor for Neural Recording Interface Circuits

2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2022, p.62-63

2022

Volltextzugriff (PDF)

0.01 Cent per Second: Developing a Cloud-based Cost-effective Audio Transcription System for an Online Video Learning Platform

2023 20th International Joint Conference on Computer Science and Software Engineering (JCSSE), 2023, p.432-437

2023

Volltextzugriff (PDF)

A 0.023–12 GHz ultra-wideband frequency synthesizer with FOMT of −251.8 dB

Microelectronics, 2022-02, Vol.120, Article 105357

2022

Volltextzugriff (PDF)

0.027-in.-thick touchpad sensor combines pen input with mouse functions

Electronic design, 1998-03, Vol.46 (6), p.61

Maliniak, Lisa

1998

Volltextzugriff (PDF)

A 0.03- to 3.6-GHz Frequency Synthesizer With Self-Biased VCO and Quadrature-Input Quadrature-Output Frequency Divider

IEEE transactions on circuits and systems. II, Express briefs, 2019-12, Vol.66 (12), p.1997-2001

2019

Volltextzugriff (PDF)

A 0.049mm2 7.1-to-16.8GHz Dual-Core Triple-Mode VCO Achieving 200dB \mathbf} in 22nm FinFET

2022 IEEE International Solid- State Circuits Conference (ISSCC), 2022, Vol.65, p.1-3

2022

Volltextzugriff (PDF)

A 0.05- to 10-GHz, 19- to 22-GHz, and 38- to 44-GHz Frequency Synthesizer for Software-Defined Radios in 0.13- \mu\mbox CMOS Process

IEEE transactions on circuits and systems. II, Express briefs, 2016-01, Vol.63 (1), p.109-113

2016

Volltextzugriff (PDF)

{O, 1/2}-Chvátal-Gomory cuts

Mathematical programming, 1996-09, Vol.74 (3), p.221-235

1996

Volltextzugriff (PDF)

A 0.1–4 GHz SDR receiver with reconfigurable 10–100 MHz signal bandwidth in 65 nm CMOS

Analog integrated circuits and signal processing, 2013-12, Vol.77 (3), p.567-582

2013

Volltextzugriff (PDF)

A 0.1–5.0 GHz SDR transmitter with current-mode power-mixer and self-calibration scheme in 65 nm CMOS

Microelectronics, 2017-12, Vol.70, p.1-11

2017

Volltextzugriff (PDF)

0.1–5 GHz wideband ΔΣ fractional-N frequency synthesiser for software-defined radio application

IET circuits, devices & systems, 2019-10, Vol.13 (7), p.1071-1077

2019

Volltextzugriff (PDF)

A 0.1-5GHz Dual-VCO software-defined ∑Δ frequency synthesizer in 45nm digital CMOS

2009 IEEE Radio Frequency Integrated Circuits Symposium, 2009, p.321-324

2009

Volltextzugriff (PDF)

A 0.1-6.0-GHz Dual-Path SDR Transmitter Supporting Intraband Carrier Aggregation in 65-nm CMOS

IEEE transactions on very large scale integration (VLSI) systems, 2015-05, Vol.23 (5), p.944-957

2015

Volltextzugriff (PDF)

A 0.1-9-GHz Frequency Synthesizer for Avionic SDR Applications in 0.13-μm CMOS Technology

IEEE transactions on very large scale integration (VLSI) systems, 2021-12, Vol.29 (12), p.2119-2129

2021

Volltextzugriff (PDF)

A 0-1 Hardware/Software Partitioning Algorithm over IP cores

International Conference on Autonomic and Autonomous Systems (ICAS'06), 2006, p.25-25

2006

Volltextzugriff (PDF)

(0, ±1) ideal matrices

Mathematical programming, 1998-02, Vol.80 (3), p.265-281

1998

Volltextzugriff (PDF)

0–1 ILP-based run-time hierarchical energy optimization for heterogeneous cluster-based multi/many-core systems

Journal of systems architecture, 2021-06, Vol.116, p.102035, Article 102035

2021

Volltextzugriff (PDF)

A 0-1 knapsack model for evaluating the possible Electoral College performance in two-party US presidential elections

Mathematical and computer modelling, 2008-09, Vol.48 (5), p.665-676

Belenky, A.S.

2008

Volltextzugriff (PDF)

0/1 Knapsack on Hardware: A Complete Solution

2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP), 2007, p.160-167

2007

Volltextzugriff (PDF)

A 0–1 knapsack problem-based approach for solving open-pit mining problem with type-2 fuzzy parameters

Innovations in systems and software engineering, 2022-11

2022

Volltextzugriff (PDF)

The 0-1 Knapsack problem with a single continuous variable

Mathematical programming, 1999-05, Vol.85 (1), p.15-33

1999

Volltextzugriff (PDF)

The 0-1 law fails for frame satisfiability of propositional modal logic

Proceedings - Symposium on Logic in Computer Science, 2002, p.225-234

Le Bars, J.-M.

2002

Volltextzugriff (PDF)

The 0-1 law fails for the class of existential second order Godel sentences with equality

30th Annual Symposium on Foundations of Computer Science, 1989, p.160-163

1989

Volltextzugriff (PDF)

0-1 laws for infinitary logics

[1990] Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science, 1990, p.156-167

1990

Volltextzugriff (PDF)

0-1 laws for maps

Random structures & algorithms, 1999-05, Vol.14 (3), p.215-237

1999

Volltextzugriff (PDF)

1 – 25 von 3.412.883

Menü

Weitere Dienste

Einstellungen

A 0.0014 mm2, 1.18 TΩ Segmented Duty-Cycled Resistor Replacing Pseudo-Resistor for Neural Recording Interface Circuits

0.01 Cent per Second: Developing a Cloud-based Cost-effective Audio Transcription System for an Online Video Learning Platform

A 0.023–12 GHz ultra-wideband frequency synthesizer with FOMT of −251.8 dB

0.027-in.-thick touchpad sensor combines pen input with mouse functions

A 0.03- to 3.6-GHz Frequency Synthesizer With Self-Biased VCO and Quadrature-Input Quadrature-Output Frequency Divider

A 0.049mm2 7.1-to-16.8GHz Dual-Core Triple-Mode VCO Achieving 200dB \mathbf} in 22nm FinFET

A 0.05- to 10-GHz, 19- to 22-GHz, and 38- to 44-GHz Frequency Synthesizer for Software-Defined Radios in 0.13- \mu\mbox CMOS Process

{O, 1/2}-Chvátal-Gomory cuts

A 0.1–4 GHz SDR receiver with reconfigurable 10–100 MHz signal bandwidth in 65 nm CMOS

A 0.1–5.0 GHz SDR transmitter with current-mode power-mixer and self-calibration scheme in 65 nm CMOS

0.1–5 GHz wideband ΔΣ fractional-N frequency synthesiser for software-defined radio application

A 0.1-5GHz Dual-VCO software-defined ∑Δ frequency synthesizer in 45nm digital CMOS

A 0.1-6.0-GHz Dual-Path SDR Transmitter Supporting Intraband Carrier Aggregation in 65-nm CMOS

A 0.1-9-GHz Frequency Synthesizer for Avionic SDR Applications in 0.13-μm CMOS Technology

A 0-1 Hardware/Software Partitioning Algorithm over IP cores

(0, ±1) ideal matrices

0–1 ILP-based run-time hierarchical energy optimization for heterogeneous cluster-based multi/many-core systems

A 0-1 knapsack model for evaluating the possible Electoral College performance in two-party US presidential elections

0/1 Knapsack on Hardware: A Complete Solution

A 0–1 knapsack problem-based approach for solving open-pit mining problem with type-2 fuzzy parameters

The 0-1 Knapsack problem with a single continuous variable

The 0-1 law fails for frame satisfiability of propositional modal logic

The 0-1 law fails for the class of existential second order Godel sentences with equality

0-1 laws for infinitary logics

0-1 laws for maps

Aktive Filter

Suchergebnisse filtern