UB Paderborn / Katalog / Suche / in CDI

International Conference On Embedded Software: Proceedings of the 7th ACM & IEEE international conference on Embedded software; 30 Sept.-03 Oct. 2007, 2007, p.203-212

2007

Link zum Volltext

Verfügbarkeit prüfen

Partial redundancy elimination: a simple, pragmatic, and provably correct algorithm

Science of computer programming, 2003-07, Vol.48 (1), p.1-20

2003

Link zum Volltext

Verfügbarkeit prüfen

Profiling k-Iteration Paths: A Generalization of the Ball-Larus Profiling Algorithm

2009 International Symposium on Code Generation and Optimization, 2009, p.70-80

2009

Link zum Volltext
IEEE_Xplore

A graph matching based integrated scheduling framework for clustered VLIW processors

Workshops on Mobile and Wireless Networking/High Performance Scientific, Engineering Computing/Network Design and Architecture/Optical Networks Control and Management/Ad Hoc and Sensor Networks/Compil, 2004, p.530-537

2004

Link zum Volltext
IEEE_Xplore

Implications of Program Phase Behavior on Timing Analysis

2011 15th Workshop on Interaction between Compilers and Computer Architectures, 2011, p.71-79

2011

Link zum Volltext
IEEE_Xplore

Menü

Weitere Dienste

Einstellungen

Fast and Precise Worst-Case Interference Placement for Shared Cache Analysis

Falcon: A Graph Manipulation Language for Heterogeneous Systems

Toward a Scalable Working Set Size Estimation Method and Its Application for Chip Multiprocessors

Compiler-assisted power optimization for clustered VLIW architectures

Pragmatic integrated scheduling for clustered VLIW architectures

Distributed Graph Analytics

Refining Cache Behavior Prediction Using Cache Miss Paths

Microarchitecture Sensitive Empirical Models for Compiler Optimizations

DH-Falcon: A Language for Large-Scale Graph Processing on Distributed Heterogeneous Systems

IR2V EC: LLVM IR Based Scalable Program Embeddings

Compiler-assisted energy optimization for clustered VLIW processors

Path Sensitive Cache Analysis Using Cache Miss Paths

A Programmable Hardware Path Profiler

Precise shared cache analysis using optimal interference placement

Scheduling expression trees for delayed-load architectures

Improved Preprocessing Methods for Modulo Scheduling Algorithms

Large Scale Graph Processing in a Distributed Environment

Exploring Energy-Performance Trade-Offs for Heterogeneous Interconnect Clustered VLIW Processors

An incremental basic block instruction scheduler

Classics

WCET estimation for executables in the presence of data caches

Partial redundancy elimination: a simple, pragmatic, and provably correct algorithm

Profiling k-Iteration Paths: A Generalization of the Ball-Larus Profiling Algorithm

A graph matching based integrated scheduling framework for clustered VLIW processors

Implications of Program Phase Behavior on Timing Analysis

Aktive Filter

Suchergebnisse filtern