Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Impact of interface state trap density on the performance characteristics of different III–V MOSFET architectures
Ist Teil von
Microelectronics and reliability, 2010-03, Vol.50 (3), p.360-364
Ort / Verlag
Kidlington: Elsevier Ltd
Erscheinungsjahr
2010
Quelle
Alma/SFX Local Collection
Beschreibungen/Notizen
The effect of interface state trap density,
D
it
, on the current–voltage characteristics of four recently proposed III–V MOSFET architectures: a surface channel device, a flat-band implant-free HEMT-like device with
δ
-doping below the channel, a buried channel design with
δ
-doping, and implant-free quantum-well HEMT-like structure with no
δ
-doping, has been investigated using TCAD simulation tools. We have developed a methodology to include arbitrary energy distributions of interface states into the input simulation decks and analysed their impact on subthreshold characteristics and drive current. The distributions of interface states having high density tails that extend to the conduction band can significantly impact the subthreshold performance in both the surface channel design and the implant-free quantum-well HEMT-like structure with no
δ
-doping. Furthermore, the same distributions have little or no impact on the performance of both flat-band implant-free and buried channel architectures which operate around the midgap.