Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Ergebnis 13 von 254
IEEE transactions on circuits and systems. I, Regular papers, 2016-06, Vol.63 (6), p.763-772
2016
Volltextzugriff (PDF)

Details

Autor(en) / Beteiligte
Titel
Matching Properties of Femtofarad and Sub-Femtofarad MOM Capacitors
Ist Teil von
  • IEEE transactions on circuits and systems. I, Regular papers, 2016-06, Vol.63 (6), p.763-772
Ort / Verlag
New York: IEEE
Erscheinungsjahr
2016
Quelle
IEEE Xplore
Beschreibungen/Notizen
  • Small metal-oxide-metal (MOM) capacitors are essential to energy-efficient mixed-signal integrated circuit design. However, only few reports discuss their matching properties based on large sets of measured data. In this paper, we report matching properties of femtofarad and sub-femtofarad MOM vertical-field parallel-plate capacitors and lateral-field fringing capacitors. We study the effect of both the finger-length and finger-spacing on the mismatch of lateral-field capacitors. In addition, we compare the matching properties and the area efficiency of vertical-field and lateral-field capacitors. We use direct mismatch measurement technique, and we illustrate its feasibility using experimental measurements and Monte Carlo simulations. The test-chips are fabricated in a 0.18 μm CMOS process. A large number of test structures is characterized (4800 test structures), which improves the statistical reliability of the extracted mismatch information. Despite conventional wisdom, extensive measurements show that vertical-field and lateral-field MOM capacitors have the same matching properties when the actual capacitor area is considered. Measurements show that the mismatch depends on the capacitor area but not on the spacing; thus, for a given mismatch specification, the lateral-field MOM capacitor can have arbitrarily small capacitance by increasing the spacing between the capacitor fingers, at the expense of increased chip area.

Weiterführende Literatur

Empfehlungen zum selben Thema automatisch vorgeschlagen von bX