Details

Autor(en) / Beteiligte

• Wang, Zhongfeng
• Cui, Zhiqiang

Titel

Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes

Ist Teil von

• IEEE transactions on very large scale integration (VLSI) systems, 2007-01, Vol.15 (1), p.104-114

Ort / Verlag

Piscataway, NJ: IEEE

Erscheinungsjahr

2007

Quelle

IEEE Electronic Library (IEL)

Beschreibungen/Notizen

• This paper studies low-complexity high-speed decoder architectures for quasi-cyclic low density parity check (QC-LDPC) codes. Algorithmic transformation and architectural level optimization are incorporated to reduce the critical path. Enhanced partially parallel decoding architectures are proposed to linearly increase the throughput of conventional partially parallel decoders through introducing a small percentage of extra hardware. Based on the proposed architectures, a (8176, 7154) Euclidian geometry-based QC-LDPC code decoder is implemented on Xilinx field programmable gate array (FPGA) Virtex-II 6000, where an efficient nonuniform quantization scheme is employed to reduce the size of memories storing soft messages. FPGA implementation results show that the proposed decoder can achieve a maximum (source data) decoding throughput of 172 Mb/s at 15 iterations