IEEE transactions on circuits and systems for video technology, 2006-07, Vol.16 (7), p.876-883
2006
Volltextzugriff (PDF)
Details
- Autor(en) / Beteiligte
- Titel
- A High-Performance Sum of Absolute Difference Implementation for Motion Estimation
- Ist Teil von
- IEEE transactions on circuits and systems for video technology, 2006-07, Vol.16 (7), p.876-883
- Ort / Verlag
- New York, NY: IEEE
- Erscheinungsjahr
- 2006
- Quelle
- IEEE Electronic Library Online
- Beschreibungen/Notizen
- This paper presents a high-performance sum of absolute difference (SAD) architecture for motion estimation, which is the most time-consuming and compute-intensive part of video coding. The proposed architecture contains novel and efficient optimizations to overcome bottlenecks discovered in existing approaches. In addition, designed sophisticated control logic with multiple early termination mechanisms further enhance execution speed and make the architecture suitable for general-purpose usage. Hence, the proposed architecture is not restricted to a single block-matching algorithm in motion estimation, but a wide range of algorithms is supported. The proposed SAD architecture outperforms contemporary architectures in terms of execution speed and area efficiency. The proposed architecture with three pipeline stages, synthesized to a 0.18-mum CMOS technology, can attain 770-MHz operating frequency at a cost of less than 5600 gates. Correspondingly, performance metrics for the proposed low-latency 2-stage architecture are 730 MHz and 7500 gates
- Sprache
- Englisch
- Identifikatoren
- ISSN: 1051-8215eISSN: 1558-2205DOI: 10.1109/TCSVT.2006.877150Titel-ID: cdi_proquest_journals_912149270
- Format
- –
- Schlagworte
- Algorithms, Applied sciences, Architecture, Blocking, Circuits, CMOS, CMOS technology, Computer architecture, Costs, Early termination mechanism, Electronics, Exact sciences and technology, Frequency synthesizers, Gates, Information, signal and communications theory, Integrated circuits, Integrated circuits by function (including memories and processors), Logic design, Measurement, Miscellaneous, Motion estimation, Optimization, Pipelines, SAD architecture, Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices, Signal processing, sum of absolute difference (SAD), Telecommunications and information theory, Termination of employment, Video coding