IEEE transactions on nuclear science, 2023-08, Vol.70 (8), p.1708-1715
2023
Volltextzugriff (PDF)
Details
- Autor(en) / Beteiligte
- Titel
- Evaluating Fault-Tolerant Techniques on COTS RISC-V NOEL-V Processor in Zynq UltraScale+ FPGA Under Proton Testing
- Ist Teil von
- IEEE transactions on nuclear science, 2023-08, Vol.70 (8), p.1708-1715
- Ort / Verlag
- New York: IEEE
- Erscheinungsjahr
- 2023
- Quelle
- IEEE Xplore
- Beschreibungen/Notizen
- This work evaluates different fault tolerance techniques on the RISC-V NOEL-V processor synthesized into the SRAM-based Zynq UltraScale+ field programmable gate array (FPGA) under proton testing. We investigate the effect of the cache size on the reliability of the processor and the use of scrubbing combined with triplication, duplication with comparison (DWC), and cache refreshing. The design area in SRAM-based FPGAs directly affects the soft error cross section. However, results show that increasing the L1 cache size and using the correct combination of mitigation techniques reduces the overall single event effect (SEE) susceptibility of the RISC-V NOEL-V processor.
- Sprache
- Englisch
- Identifikatoren
- ISSN: 0018-9499eISSN: 1558-1578DOI: 10.1109/TNS.2023.3281396Titel-ID: cdi_proquest_journals_2851334158
- Format
- –
- Schlagworte
- Commercial off-the-shelf (COTS), fault injection, Fault tolerance, Fault tolerant systems, Field programmable gate arrays, Memory management, Microprocessors, Mitigation, NOEL-V, Particle beams, Process control, Protons, Random access memory, Registers, RISC, RISC-V, single event effect (SEE), Single Event Effects, Soft errors, Static random access memory, Washing, xilinx zynq ultrascale+ field programmable gate array (FPGA)