Details

Autor(en) / Beteiligte

• Manovit, Chaiyasit
• Aporntewan, Chatchawit
• Chongstitvatana, Prabhas
• Sipper, Moshe
• Pérez-Uribe, Andrés
• Mange, Daniel

Titel

Synthesis of synchronous sequential logic circuits from partial input/output sequences

Ist Teil von

• Evolvable Systems: From Biology to Hardware, 1998, p.98-105

Ort / Verlag

Berlin, Heidelberg: Springer Berlin Heidelberg

Erscheinungsjahr

1998

Quelle

Alma/SFX Local Collection

Beschreibungen/Notizen

• This work takes a different approach to synthesize a synchronous sequential logic circuit. The input of the synthesizer is a partial input/output sequence. This type of specification is not suitable for conventional synthesis methods. Genetic Algorithm (GA) was applied to synthesize the desired circuit that performs according to the input/output sequences. GA searches for circuits that represent the desired state transition function. Additional combination circuits that map states to the corresponding outputs are synthesized by conventional methods. The target of our synthesis is a type of registered Programmable Array Logic which is commercially available as GAL. We are able to synthesize various types of synchronous sequential logic circuit such as counter, serial adder, frequency divider, modulo-5 detector and parity checker.