Details

Autor(en) / Beteiligte

• Omet, M.
• Michizono, S.
• Matsumoto, T.
• Miura, T.
• Qiu, F.
• Chase, B.
• Varghese, P.
• Schlarb, H.
• Branlard, J.
• Cichalewski, W.

Titel

FPGA-based klystron linearization implementations in scope of ILC

Ist Teil von

• Nuclear instruments & methods in physics research. Section A, Accelerators, spectrometers, detectors and associated equipment, 2015-04, Vol.780 (C), p.1-8

Ort / Verlag

United States: Elsevier B.V

Erscheinungsjahr

2015

Quelle

Alma/SFX Local Collection

Beschreibungen/Notizen

• We report the development and implementation of four FPGA-based predistortion-type klystron linearization algorithms. Klystron linearization is essential for the realization of ILC, since it is required to operate the klystrons 7% in power below their saturation. The work presented was performed in international collaborations at the Fermi National Accelerator Laboratory (FNAL), USA and the Deutsches Elektronen Synchrotron (DESY), Germany. With the newly developed algorithms, the generation of correction factors on the FPGA was improved compared to past algorithms, avoiding quantization and decreasing memory requirements. At FNAL, three algorithms were tested at the Advanced Superconducting Test Accelerator (ASTA), demonstrating a successful implementation for one algorithm and a proof of principle for two algorithms. The functionality of the algorithm implemented at DESY was demonstrated successfully in a simulation. Besides this, a proof of principle of an FPGA-based klystron and cavity simulator implemented at the High Energy Accelerator Research Organization (KEK), Japan was demonstrated. Its purpose is to allow the development and test of digital LLRF control systems including klystron linearization algorithms when no actual klystron and cavity are available.