Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Adaptive Digital Background Gain Mismatch Calibration for Multi-lane High-speed Serial Links
Ist Teil von
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15(1), 61, pp.96-100
Ort / Verlag
대한전자공학회
Erscheinungsjahr
2015
Quelle
EZB Electronic Journals Library
Beschreibungen/Notizen
Adaptive background gain calibration loop for multi-lane serial links is proposed. In order to detect and cancel gain mismatches between lanes, a single digital loop using a ∑△ADC is employed, which provides a real-time adaptation of gain variations and is shared among all lanes to reduce power and area. Evaluation result showed that gain mismatches between lanes were well calibrated and tracked, resulting in timing budget at 10-6 BER increased from 0.261 UI to 0.363 UI with stable loop convergence. KCI Citation Count: 0