Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Ergebnis 19 von 110149
2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), 2020, p.118-131
2020

Details

Autor(en) / Beteiligte
Titel
Bouquet of instruction pointers: instruction pointer classifier-based spatial hardware prefetching
Ist Teil von
  • 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), 2020, p.118-131
Ort / Verlag
Piscataway, NJ, USA: IEEE Press
Erscheinungsjahr
2020
Link zum Volltext
Quelle
ACM Digital Library Complete
Beschreibungen/Notizen
  • Hardware prefetching is one of the common off-chip DRAM latency hiding techniques. Though hardware prefetchers are ubiquitous in the commercial machines and prefetching techniques are well studied in the computer architecture community, the "memory wall" problem still exists after decades of micro-architecture research and is considered to be an essential problem to solve. In this paper, we make a case for breaking the memory wall through data prefetching at the L1 cache. We propose a bouquet of hardware prefetchers that can handle a variety of access patterns driven by the control flow of an application. We name our proposal Instruction Pointer Classifier based spatial Prefetching (IPCP). We propose IPCP in two flavors: (i) an L1 spatial data prefetcher that classifies instruction pointers at the L1 cache level, and issues prefetch requests based on the classification, and (ii) a multi-level IPCP where the IPCP at the L1 communicates the classification information to the L2 IPCP so that it can kick-start prefetching based on this classification done at the L1. Overall, IPCP is a simple, lightweight, and modular framework for L1 and multi-level spatial prefetching. IPCP at the L1 and L2 incurs a storage overhead of 740 bytes and 155 bytes, respectively. Our empirical results show that, for memory-intensive single-threaded SPEC CPU 2017 benchmarks, compared to a baseline system with no prefetching, IPCP provides an average performance improvement of 45.1%. For the entire SPEC CPU 2017 suite, it provides an improvement of 22%. In the case of multi-core systems, IPCP provides an improvement of 23.4% (evaluated over more than 1000 mixes). IPCP outperforms the already high-performing state-of-the-art prefetchers like SPP with PPF and Bingo by demanding 30X to 50X less storage.
Sprache
Englisch
Identifikatoren
ISBN: 1728146615, 9781728146614
DOI: 10.1109/ISCA45697.2020.00021
Titel-ID: cdi_ieee_primary_9138971

Weiterführende Literatur

Empfehlungen zum selben Thema automatisch vorgeschlagen von bX