Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Ergebnis 12 von 3560
2018 IEEE International Workshop on Signal Processing Systems (SiPS), 2018, p.205-210
2018
Volltextzugriff (PDF)

Details

Autor(en) / Beteiligte
Titel
Hardware-Efficient Two-Stage Saliency Detection
Ist Teil von
  • 2018 IEEE International Workshop on Signal Processing Systems (SiPS), 2018, p.205-210
Ort / Verlag
IEEE
Erscheinungsjahr
2018
Quelle
IEEE Xplore (IEEE/IET Electronic Library - IEL)
Beschreibungen/Notizen
  • Saliency detection, or salient object detection, is an essential pre-processing step for many computer vision applications. It extracts the most conspicuous part of an image and reduces the computation and transmission requirement. This ability is desired for end devices with limited hardware resources. However, existing algorithms are not suitable for hardware implementation. Traditional works usually build upon manually designed priors, and their computations usually involve irregular memory access. Recently, deep learning based algorithms have demonstrated superior performance, while they require a large number of parameters and computation. In this paper, we propose a hardware-efficient algorithm for salient object detection. Our algorithm first uses a lightweight CNN to predict a coarse saliency map, which is then refined to obtain the boundary-accurate saliency map. We demonstrate that our two-stage algorithm can achieve favorable performance compared to existing methods while being more hardware-efficient regarding computation and memory requirement.
Sprache
Englisch
Identifikatoren
eISSN: 2374-7390
DOI: 10.1109/SiPS.2018.8598418
Titel-ID: cdi_ieee_primary_8598418

Weiterführende Literatur

Empfehlungen zum selben Thema automatisch vorgeschlagen von bX