Details

Autor(en) / Beteiligte

• Cho, Jae Kyu
• Paul, Jens
• Capecchi, Simone
• Breuer, Dirk
• Kuechenmeister, Frank
• Scott, Doug
• Choi, JongJin
• Kang, Wonjoon

Titel

Chip Board Interaction Analysis of 22-NM Fully Depeleted Silicon on Insulator (FD-SOI) Technology in Wafer Level Packaging (WLP)

Ist Teil von

• 2018 International Wafer Level Packaging Conference (IWLPC), 2018, p.1-6

Ort / Verlag

SMTA

Erscheinungsjahr

2018

Quelle

IEEE Xplore

Beschreibungen/Notizen

• Recently, Wafer Level Packaging (WLP) has been in high demand, especially in mobile device applications as a path to enable miniaturization while maintaining good electrical performance. The relatively inexpensive package cost and simplified supply chain are encouraging other industries to adapt WLP capabilities for radio frequency (RF), communications/sensing (mmWave) and automotive applications. However, to date its application space has been limited to a small die form factor due to challenging chip board interaction (CBI) control. The combination of ultralow dielectric constant (ULK) based advanced silicon technology and WLP is another challenge for industry to overcome.In this article, to systematically address the CBI, a large test vehicle based on 22-nm fully depleted silicon on insulator (FD-SOI) technology platform and WLP technology is described. In particular, CBI during drop test and temperature cycle on board is investigated and its failure mode analysis is discussed. The impact of silicon die thickness and ball grid array (BGA) metallurgy is also explored.