Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Ergebnis 24 von 24
2017 International Conference On Smart Technologies For Smart Nation (SmartTechCon), 2017, p.5-10
2017
Volltextzugriff (PDF)

Details

Autor(en) / Beteiligte
Titel
Kogge Stone Adder with GDI technique in 130nm technology for high performance DSP applications
Ist Teil von
  • 2017 International Conference On Smart Technologies For Smart Nation (SmartTechCon), 2017, p.5-10
Ort / Verlag
IEEE
Erscheinungsjahr
2017
Quelle
IEEE Xplore
Beschreibungen/Notizen
  • In VLSI system, the integrated circuit design has modest importance. The important parameters considered for the design of the circuit are power, delay, area and complexity of the circuit. Binary adder is the fundamental element in the digital circuit design viz., multipliers and digital signal processors. Nowadays, extensive research is focused on reducing the power consumption, and delay in the computation. There are different types of adders, but these are not dominant in terms of propagation delay. The adder with less time for computation is preferred in such a high speed applications. So, in order to optimize the delay, parallel prefix adders like Kogge Stone Adder is preferred. It is the fastest adder which focuses on design time and is said to be a good alternative for high performance applications. The speedy nature of Kogge Stone Adder (KSA) is because of minimum logic depth and restricted fan-out. In KSA, parallel advance will give scope to generate fast carry for intermediate stages. Each level generates Propagation Generation (PG) blocks simultaneously. Among all types of 64 bit adders, a KSA has less delay (11.37ns). In this work, a 64 bit GDI logic based KSA schematic is designed by using Mentor Graphics EDA Tool in 130nm Technology. Performance parameters like delay, average power consumption (at various dimensions of MOS transistors and over a range of supply voltages) are measured and the best adder in terms of performance is observed as the one with a delay of 407.07ps designed in GDI Technique.
Sprache
Englisch
Identifikatoren
DOI: 10.1109/SmartTechCon.2017.8358334
Titel-ID: cdi_ieee_primary_8358334

Weiterführende Literatur

Empfehlungen zum selben Thema automatisch vorgeschlagen von bX