Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Ergebnis 18 von 26

Details

Autor(en) / Beteiligte
Titel
11.4 A 512Gb 3b/cell 64-stacked WL 3D V-NAND flash memory
Ist Teil von
  • 2017 IEEE International Solid-State Circuits Conference (ISSCC), 2017, p.202-203
Ort / Verlag
IEEE
Erscheinungsjahr
2017
Quelle
IEEE Xplore
Beschreibungen/Notizen
  • The advent of emerging technologies such as cloud computing, big data, the internet of things and mobile computing is producing a tremendous amount of data. In the era of big data, storage devices with versatile characteristics are required for ultra-fast processing, higher capacity storage, lower cost, and lower power operation. SSDs employing 3D NAND are a promising to meet these requirements. Since the introduction of 3D NAND technology to marketplace in 2014, the memory array size has nearly doubled every year. To continue scaling 3D NAND array density, it is essential to scale down vertically to minimize total mold height. However, vertical scaling results in critical problems such as increasing WL capacitance and non-uniformity of stacked WLs due to variation in the channel hole diameter. To tackle these issues, this work proposes schemes for programming speed improvement and power reduction, and on-chip processing algorithms for error correction.
Sprache
Englisch
Identifikatoren
eISSN: 2376-8606
DOI: 10.1109/ISSCC.2017.7870331
Titel-ID: cdi_ieee_primary_7870331

Weiterführende Literatur

Empfehlungen zum selben Thema automatisch vorgeschlagen von bX