Am Donnerstag, den 15.8. kann es zwischen 16 und 18 Uhr aufgrund von Wartungsarbeiten des ZIM zu Einschränkungen bei der Katalognutzung kommen.
Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Ergebnis 3 von 35

Details

Autor(en) / Beteiligte
Titel
Design and Analysis of High Performance and Low Power Matrix Filling for DNA Sequence Alignment Accelerator Using ASIC Design Flow
Ist Teil von
  • 2011 UKSim 5th European Symposium on Computer Modeling and Simulation, 2011, p.123-128
Ort / Verlag
IEEE
Erscheinungsjahr
2011
Quelle
IEEE Xplore
Beschreibungen/Notizen
  • Efficient sequence alignment is one of the most important and challenging activities in bioinformatics. Many algorithms have been proposed to perform and accelerate sequence alignment activities. Among them Smith-Waterman (S-W) is the most sensitive (accurate) algorithm. This paper presents a novel approach and analysis of High Performance and Low Power Matrix Filling for DNA Sequence Alignment Accelerator by using ASIC design flow. The objective of this paper is to improve the performance of the DNA sequence alignment and to optimize power reduction of the existing technique by using Smith Waterman (SW) algorithm. The scope of study is by using the matrix filling method which is in parallel implementation of the Smith-Waterman algorithm. This method provides more efficient speed up compared to the traditional sequential implementation but at the same time maintaining the level of sensitivity. The methodology of this paper is using FPGA and Synopsis. This technique is used to implement the massive parallelism. The design was developed in Verilog HDL coding and synthesized by using LINUX tools. Matrix Cells with a design area 8808.307mm 2 at 40ns clock period is the best design. Thus the power required at this clock period also smaller, dynamic power 111.1415uW and leakage power 212.9538 Nw. This is a large improvement over existing designs and improves data throughput by using ASIC design flow.
Sprache
Englisch
Identifikatoren
ISBN: 9781467300605, 1467300608
DOI: 10.1109/EMS.2011.9
Titel-ID: cdi_ieee_primary_6131200

Weiterführende Literatur

Empfehlungen zum selben Thema automatisch vorgeschlagen von bX