2011 7th Conference on Ph.D. Research in Microelectronics and Electronics, 2011, p.69-72
2011
Volltextzugriff (PDF)
Details
- Autor(en) / Beteiligte
- Titel
- Operational amplifier design for high-speed pipelined Analog-to-Digital Converters in deep-submicron CMOS processes
- Ist Teil von
- 2011 7th Conference on Ph.D. Research in Microelectronics and Electronics, 2011, p.69-72
- Ort / Verlag
- IEEE
- Erscheinungsjahr
- 2011
- Quelle
- IEL
- Beschreibungen/Notizen
- In this paper, design challenges of an operational amplifier (opamp) for medium-resolution pipelined Analog-to-Digital Converters (ADCs) in deep-submicron CMOS processes are discussed. Comparisons are made between basic opamp topologies in 130 nm CMOS process, concerning particularly on gain, bandwidth, signal headroom and power consumption with 1.2V supply.
- Sprache
- Englisch
- Identifikatoren
- ISBN: 142449138X, 9781424491384DOI: 10.1109/PRIME.2011.5966219Titel-ID: cdi_ieee_primary_5966219
- Format
- –
- Schlagworte
- Bandwidth, CMOS integrated circuits, Frequency response, Pipelines, Power demand, Transistors