Details

Autor(en) / Beteiligte

• Hwang, Y N
• Um, C Y
• Lee, J H
• Wei, C G
• Oh, H R
• Jeong, G T
• Jeong, H S
• Kim, C H
• Chung, C H

Titel

MLC PRAM with SLC write-speed and robust read scheme

Ist Teil von

• 2010 Symposium on VLSI Technology, 2010, p.201-202

Ort / Verlag

IEEE

Erscheinungsjahr

2010

Quelle

IEEE Electronic Library Online

Beschreibungen/Notizen

• We have proposed an integrated method to realize MLC PRAM at 45 nm technology node and beyond. It includes reset initialization, Toff skew write, and 2bit write to enhance write-and-verify speed, and 3-cell reference scheme to cope with cell variation due to resistance drift and temperature change. Based on the proposed methods, write throughput can be increased up to SLC level with robust read operation.