Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
This paper presents a dynamic frequency divider operating up to a maximum frequency of 168 GHz. The circuit is based on a first regenerative divider stage which is followed by a static divider and an output buffer. With a supply voltage of 4 V the circuit, including both divider stages and the output buffer, consumes 320 mW (105 mW in the regenerative divider) and operates up to a maximum frequency of 168 GHz. With a reduced supply voltage of 3.3 V a maximum operating frequency of 156 GHz is achieved at a power consumption of only 205 mW. The circuit is manufactured in a SiGe:C bipolar process with a cut-off frequency f T of 215 GHz.